Pytorch Internals Edward Z. Yang

Who's this talk for?

You want to contribute to PyTorch, but the codebase seems daunting

Notable omissions: JIT, distributed


Concepts Tensor/Storage/Strides Layout/Device/Dtype Autograd

Mechanics Operator call stack
Tools for writing kernels
Legacy code
Efficient workflow


Concepts

Tensor

Tensor





```
sizes (D,H,W) contiguous
strides (H*W, W, 1)
dtype flost
device cuda: Ø
layout strided
```




Tensor: Strided Representation $1\times2+2\times\emptyset=2$ logical physical Øx1C Øx2Ø tensor[1,0] [2,2] [2,1] sizes strides

Upcoming: TensorAccessor







the logical view sizes, strides, offset the actual physical data physical size, dtype

there is always a Tensor+Storage, even for 'Simple" cases

(slight simplification) lensor operations dtype > float device type ¿ layout > double dynamic torch.mm(x,y)Sparse CPU impl these live in CUDA impl fixed set of Separate libraries; supported dtype therefore dynamic specializations dispatch

Tensor extensions

quantized tensors

sparse tensors

encrypted tensors

There's more to life than strided tensors


MKLDNN tensors

TPU tensors


batch tensors

tensor wrapper e.g., batch tensors

things that don't flow through autograd)



fixed layout; no virtual methods! important for perf



fields all tensors universally have

Simportant fields
for strided tensors


everything else

eg. values, indices for a space tensor

Autograd


 $i2h = torch.mm(W_x, x.t())$ $h2h = torch.mm(N_h, prev_h.t())$ $next_h = i2h + h2h$ $next_h = next_h.tanh()$ $loss = next_h.sum()$ loss.backward() Who W_X, x, prev_h

Wh, W_x, x, prev_h i2h = torch.mm(W-x, x.t())requires grad h2h = torch.mm(NLh, prev_h.t()) $next_h = i2h + h2h$ rext_h2 = next_h.tanh() 1033 = next_h2. sum () Swap inputs and outputs! grad_loss = torch.tensor(1, dtype=loss.dtype()) original inputs may be cused grad_next_h2 += grad_loss.expand (next_h2.size()) gad_next_h += tanh_backward (grad_next_h2, next_h2) grad_i2h, grad_h2h += grad_next_h, grad_next_h W_h.grad += mm_mat1_backward(grad_h2h, prev_h.t(), W_h, 1) W_x .grad += mm_mat 1_backward (grad_i2h, x.t(), W_x , 1) how do we get here? All grad variables are zero to start: grad_i2h = torch, zeros_like(i2h)



NB: This changing soon!

Dispatch with autograd




AutogradMeta

```
Variable grad-is
shared_ptr(Function) grad_fn_;
weak_ptr<Function> grad_accumulator_;
                                            class hierarchy
bool requires_grad_; // leaf only
uint32_t output_nr_;
                           Function
                              edge_list next_edges_;
                    (e.g.,) Saved Variable x;
```


Edge Shared_ptr<Function> function; uint32_t input_nr;

 W_h MM i2h = torch.mm(W-x, x.t())h2h = torch.mm(NLh, prev_h.t()) next_h = i2h + h2h next_h = next_h.tanh() Tanh loss = next_h. sum () loss.backward()



Multiple outputs


e, V = torch.symeig(x, eigenvectors = True) $\partial = \text{torch.mm}(x, v)$





Autograd engine

"just a parallel graph executor"

Function Tasks:







Mechanics


Finding your way around

Source structure generation torch/ Python; the frontend api/ autograd/ torch/csrc/ Torch Script Python bindings, this functionality native/ Modern aten/src/ATen/ ../TH, THC, ... Tensor operator implementations Legacy Core abstractions (e.g. Tensor Impl)

Anatomy of an operator call

How to figure this out? Build PyTorch with DEBUG=1, set a breakpoint on at::native::add, and look at the backtrace!

torch.add (x,y)



THP Variable_add

python_variable_methods.cpp

VariableType:iadd

TypeDefaultiradd (or, CPUFloatType)

atinative add Binarg Ops. Opp

THTensor_(add)
generic/THTensorMath.cpp, e.g.

```
}, /*traceable=*/true);
                                                  Cargument parser
 ParsedArgs<4> parsed args;
 auto r = parser.parse(args, kwargs, parsed args);
                                                      release the GIL
 if (r.idx == 0) {
   if (r.isNone(3)) {
     return wrap(dispatch add(r.tensor(0), r.scalar(1), r.tensor(2)));
   } else {
     return wrap(dispatch_add(r.tensor(0), r.scalar(1), r.tensor(2), r.tensor(3)));
 } else if (r.idx == 1) {
  if (r.isNone(3)) {
    AutoNoGIL no_gil;
    return self.add(other, alpha);
}
     return wrap(dispatch add(r.tensor(0), r.tensor(1), r.scalar(2)));
   } else {
     return wind (dispatch add(r.tensor(0), r.tensor(1), r.scalar(2), r.tensor(3)));
                 -rewrap into PyObject
 Py RETURN NONE;
                                                  on torch. _C. Variable Functions
 END HANDLE TH ERRORS
static PyMethodDef torch functions[] = {
 {"add", (PyCFunction)THPVariable add, METH VARARGS | METH KEYWORDS | METH STATIC, N
             File: torch/csrc/autograd/generated/python torch functions dispatch.h
```

static PyObject * THPVariable add(PyObject* self , PyObject* args, PyObject* kwargs)

"add(Tensor input, Scalar alpha, Tensor other, *, Tensor out=None)|deprecated",

"add(Tensor input, Tensor other, *, Scalar alpha=1, Tensor out=None)",


HANDLE TH ERRORS

static PythonArgParser parser({

auto-generated! just skim

```
inline Tensor Tensor::add(const Tensor & other, Scalar alpha) const {
   return type().add(*this, other, alpha);
 CPUFIOatType Virtual method
                                         File: aten/src/ATen/core/TensorMethods.h
                                             Switch (e.g. CUDA) device
 might be overriden by subclass
Tensor TypeDefault::add(const Tensor & self, const Tensor & other,/Scalar alpha) con
    const OptionalDeviceGuard device_guard(device_of(self));
    return at::native::add(/* native actuals */ self, other, alpha);
                                         File: build/aten/src/ATen/TypeDefault.cpp
 Tensor add(const Tensor& self, const Tensor& other, Scalar alpha) {
   Tensor result;
   if (other.is sparse()) {
                                                               the kenel
     result = at::empty({0}, self.options());
     return native::add out(result, self, other, alpha);
   auto iter = TensorIterator::binary op(result, self, other);
   add stub(iter->device type(), *iter, alpha);
   return iter->output();
                                         File: aten/src/ATen/native/BinaryOps.cpp
```

I don't recommend spending too much time mucking around backtraces



Writing Kernels

Anatomy of a kernel

(+ Infra wiring up!)

Tensor my op out cpu(Tensor& result, const Tensor& self, const Tensor& other) { TORCH CHECK(result.is cpu() && self.is cpu() && other.is cpu()); TORCH_CHECK(self.dim() == 1);
TORCH_CHECK(self.sizes() == other.sizes());

Error checking result.resize_(self.sizes()); Coutput allocation AT DISPATCH FORALL TYPES(self.scalar type(), "my op cpu", [&] { my op cpu kernel<scalar t>(result, self, other); C Dtype dispatch Parallelization template <typename scalar t> void my op cpu kernel(Tensor& result, const Tensor& self, const Tensor& other) { auto result accessor = result.accessor<scalar t, 1>(); auto self accessor = self.accessor<scalar t, 1>(); auto other accessor = other.accessor<scalar t, 1>(); parallel for(0, self.size(0), 0, [&](int64 t start, int64 t end) { ... self accessor[i] ... }); Data access (vectorized?)

Scaffolding

Every operator has a schema signature

```
- func: add(Tensor self, Tensor other, *, Scalar alpha=1) -> Tensor
variants: function, method
dispatch:
    CPU: add
    CUDA: add
    SparseCPU: add
    SparseCUDA: add
    MkldnnCPU: mkldnn_add

    Control Python/C++ API
    dispatch
```

aten/src/ATen/native/native_functions.yaml

This scheme controls our code generation

Scaffolding

Also a derivative:

```
- name: add(Tensor self, Tensor other, *, Scalar alpha)
self: grad
other: maybe_multiply(grad, alpha)

one grad per Tensor
argument

the gradient flowing into add

grad _self = grad_add
```

Error checking

```
Low level
                                           Hand-write your error message.
  #include <c10/util/Exception.h>
  TORCH CHECK(self.dim() == 1,
                                  "Expected self to be 1-D tensor, but "
                                  "was ", self.dim(), "-D tensor")
      Condition
                                   Intersperse values directly; they are formatted with operator «
Higher level
  #include <ATen/TensorUtils.h>
  TensorArg result_arg{result, "result", 0} Metadata about each agoment self_arg{self, "self", 1},
             other arg{other, "other", 2};
  CheckedFrom c = "my op cpu";
  checkDim(c, self arg, 1);
                            Pre-conned error message
```

Output allocation

no-op if already the right size

```
preallocated
Tensor& abs_out(Tensor& result, const Tensor& self) {
   result.resize_(self.sizes());
   // ... the real implementation ...
Tensor abs(const Tensor& self) {
                                                                     generate
  Tensor result = at::empty({0}, self.options());
  abs out(result, self);
                                                                      for me
  return result;
                                      will resize
Tensor& abs (Tensor& self) {
                                                                      inplace
   return abs out(self, self);
            assumes _out Kernel handles aliasing inputs
```

Dtype dispatch

_ not actually all types

```
AT_DISPATCH_ALL_TYPES(
    self.scalar_type(), "my_op_cpu", [&] {
        my_op_cpu_kernel<scalar_t>(result, self, other);
    }
);

Specialize lambda for each scalar_type
```

```
AT_DISPATCH_ALL_TYPES(TYPE, NAME, ...)
AT_DISPATCH_FLOATING_TYPES(TYPE, NAME, ...)
AT_DISPATCH_INTEGRAL_TYPES(TYPE, NAME, ...)
AT_DISPATCH_ALL_TYPES_AND(SCALARTYPE, TYPE, NAME, ...)
```

Data access

Point access

Elementwise

```
#include <ATen/native/TensorIterator.h
auto iter = TensorIterator::Builder()
    .add_output(output)
    .add_input(input)
    .build();
binary_kernel(iter, [](float a, float b) {
    return a + b;
});
    CUDA: gpu_binary_kernel</pre>
```

Vectorized

```
#include <ATen/native/cpu/Loops.h>
binary_kernel_vec(iter,
   [=](scalar_t a, scalar_t b) -> scalar_t {
    return a + alpha * b; },
   [=](Vec256<scalar_t> a, Vec256<scalar_t> b) {
    return vec256::fmadd(b, alpha_vec, a);
});
```

Parallelization (CPU only)

});

```
#pragma omp parallel for private(i) if (input_size > grain_size)
for (i = 0; i < input_size; i++) {
   ...
}</pre>
```



```
at::parallel_for(0, input_size, grain_size, [&](int64_t begin, int64_t end)
for (auto i = start; i < end; i++) {
   // ...</pre>
```

critical? implement the locks yourself!

Legacy code

TH, THC, THNN, THOUNN

- C code THTensor_wrap()
- -Manual refcounting
- Preprocessor shenenigans

Write new code in Ctts consider porting old code when you can!

Workflow efficiency

- Don't edit headers
- Don't test by CI
- Do setup ccache
- Get a beefy workstation for builds

How to get involved!

https://github.com/pytorch/pytorch/issues

high priority

module

Small

Port some code from TH to ATen!

Help us improve our documentation!

Help minimize reproducers on bugs!

Help answer questions on the forums

Help us discuss design of new features!

Scratch your own itches!