

# THE MINIMAL 80X86 INSTRUCTION SET

Although the 80x86 CPU family supports hundreds of instructions, few compilers actually use more than a couple dozen of them. This is because many instructions have

become obsolete over time as newer instructions have emerged. Some instructions, such as many of the

Pentium's MMX and SSE instructions, simply don't correspond to functions you'd normally perform in an HLL. As a result, compilers rarely generate these types of machine instructions, which generally appear only in handwritten assembly language programs. Fortunately, this means you don't need to learn the entire 80x86 instruction set in order to study compiler output, but only the handful that compilers typically emit. This appendix covers that subset.

# A.1 add

The add instruction requires two operands: a source and a destination. It computes the sum of the values of these two operands and stores the sum back into the destination operand. It also sets several flags in the EFLAGS register, based on the result of the addition operation.

Table A-1: HLA Syntax for add

Instruction	Description
<pre>add( constant, destreg );</pre>	destreg := destreg + constant destreg may be any 8-bit, 16-bit, or 32-bit general- purpose register.
<pre>add( constant, destmem );</pre>	destmem := destmem + constant destmem may be any 8-bit, 16-bit, or 32-bit memory variable.
<pre>add( srcreg, destreg );</pre>	destreg := destreg + srcreg destreg and srcreg may be any 8-bit, 16-bit, or 32-bit general-purpose registers, though they must both be the same size.
<pre>add( srcmem, destreg );</pre>	destreg := destreg + srcmem destreg may be any 8-bit, 16-bit, or 32-bit general- purpose register; srcmem can be any like-sized memory location.
add( srcreg, destmem );	destmem := destmem + srcreg srcreg may be any 8-bit, 16-bit, or 32-bit general- purpose register; destmem can be any like-sized memory location.

Table A-2: Gas Syntax for add

Instruction	Description
addb constant, destreg <sub>8</sub> addw constant, destreg <sub>16</sub> addl constant, destreg <sub>32</sub>	destreg <sub>n</sub> := destreg <sub>n</sub> + constant destreg <sub>n</sub> may be any 8-bit, 16-bit, or 32-bit general- purpose register, as appropriate for the suffix.
addb constant, destmem <sub>8</sub> addw constant, destmem <sub>16</sub> addl constant, destmem <sub>32</sub>	$destmem_n := destmem_n + constant$ $destmem_n$ may be any 8-bit, 16-bit, or 32-bit memory variable, as appropriate for the suffix.
addb $srcreg_8$ , $destreg_8$	$destreg_n := destreg_n + srcreg_n$
addw $srcreg_{16}$ , $destreg_{16}$	$destreg_n$ and $srcreg_n$ may be any 8-bit, 16-bit, 32-bit,
addl $srcreg_{32}$ , $destreg_{32}$	or 64-bit general-purpose registers, as specified by the
addq $srcreg_{64}$ , $destreg_{64}$	suffix.
addb srcmem <sub>8</sub> , destreg <sub>8</sub>	destreg <sub>n</sub> := destreg <sub>n</sub> + srcmem <sub>n</sub>
addw srcmem <sub>16</sub> , destreg <sub>16</sub>	destreg <sub>n</sub> may be any 8-bit, 16-bit, 32-bit, or 64-bit
addl srcmem <sub>32</sub> , destreg <sub>32</sub>	general-purpose register, according to the suffix; srcmem <sub>n</sub>
addq srcmem <sub>64</sub> , destreg <sub>64</sub>	can be any like-sized memory location.
addb srcreg <sub>8</sub> , destmem <sub>8</sub>	destmem <sub>n</sub> := destmem <sub>n</sub> + srcreg <sub>n</sub>
addw srcreg <sub>16</sub> , destmem <sub>16</sub>	srcreg <sub>n</sub> may be any 8-bit, 16-bit, 32-bit, or 64-bit
addl srcreg <sub>32</sub> , destmem <sub>32</sub>	general-purpose register, as specified by the suffix;
addq srcreg <sub>64</sub> , destmem <sub>64</sub>	destmem <sub>n</sub> can be any like-sized memory location.

Table A-3: MASM Syntax for add

Instruction	Description
add destreg, constant	destreg := destreg + constant destreg may be any 8-bit, 16-bit, or 32-bit general- purpose register.
add destmem, constant	destmem := destmem + constant destmem may be any 8-bit, 16-bit, or 32-bit memory variable.
add destreg, srcreg	destreg := destreg + srcreg destreg and srcreg may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose registers, though they must both be the same size.
add destreg, srcmem	destreg := destreg + srcmem destreg may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register; srcmem can be any like-sized memory location.
add destmem, srcreg	destmem := destmem + srcreg srcreg may be any 8-bit, 16-bit, 32-bit, or 64-bit general- purpose register; destmem can be any like-sized memory location.

Table A-4: EFLAGS Settings for add

Flag	Setting
Carry	Set if the sum of the two values produces an unsigned overflow.
Overflow	Set if the sum of the two values produces a signed overflow.
Sign	Set if the sum of the two values has a 1 in its HO bit position.
Zero	Set if the sum of the two values is 0.

## A.2 and

The and instruction requires two operands: a source and a destination. It computes the bitwise logical AND of the values of these two operands and stores the result back into the destination operand. It also sets several flags in the EFLAGS register, based on the result of the bitwise AND operation.

Table A-5: HLA Syntax for and

Instruction	Description
<pre>and( constant, destreg );</pre>	destreg := destreg AND constant destreg may be any 8-bit, 16-bit, or 32-bit general- purpose register.
<pre>and( constant, destmem );</pre>	destmem := destmem AND constant destmem may be any 8-bit, 16-bit, or 32-bit memory variable.

Table A-5: HLA Syntax for and (continued)

Instruction	Description
and( srcreg, destreg );	destreg := destreg AND srcreg destreg and srcreg may be any 8-bit, 16-bit, or 32-bit general-purpose registers, though they must both be the same size.
and( srcmem, destreg );	destreg := destreg AND srcmem destreg may be any 8-bit, 16-bit, or 32-bit general- purpose register; srcmem can be any like-sized memory location.
and( srcreg, destmem );	destmem := destmem AND srcreg srcreg may be any 8-bit, 16-bit, or 32-bit general- purpose register; destmem can be any like-sized memory location.

Table A-6: Gas Syntax for and

Instruction	Description
andb constant, $destreg_8$ andw constant, $destreg_{16}$ andl constant, $destreg_{32}$	$destreg_n := destreg_n$ AND $constant$ $destreg_n$ may be any 8-bit, 16-bit, or 32-bit general-purpose register, as appropriate for the suffix.
andb constant, destmem $_{\rm 8}$ andw constant, destmem $_{\rm 16}$ andl constant, destmem $_{\rm 32}$	$destmem_n := destmem_n$ AND $constant$ $destmem_n$ may be any 8-bit, 16-bit, or 32-bit memory variable, as appropriate for the suffix.
andb $srcreg_8$ , $destreg_8$ andw $srcreg_{16}$ , $destreg_{16}$ andl $srcreg_{32}$ , $destreg_{32}$ andq $srcreg_{64}$ , $destreg_{64}$	destreg <sub>n</sub> := destreg <sub>n</sub> AND srcreg <sub>n</sub> destreg <sub>n</sub> and srcreg <sub>n</sub> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose registers, as specified by the suffix.
andb $srcmem_8$ , $destreg_8$ andw $srcmem_{16}$ , $destreg_{16}$ andl $srcmem_{32}$ , $destreg_{32}$ andq $srcmem_{64}$ , $destreg_{64}$	$destreg_n := destreg_n$ AND $srcmem_n$ $destreg_n$ may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, according to the suffix; $srcmem_n$ can be any like-sized memory location.
andb $srcreg_8$ , $destmem_8$ andw $srcreg_{16}$ , $destmem_{16}$ andl $srcreg_{32}$ , $destmem_{32}$ andq $srcreg_{64}$ , $destmem_{64}$	destmem <sub>n</sub> := destmem <sub>n</sub> AND srcreg <sub>n</sub> srcreg <sub>n</sub> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, as specified by the suffix; destmem <sub>n</sub> can be any like-sized memory location.

Table A-7: MASM Syntax for and

Instruction	Description
and destreg, constant	destreg := destreg AND constant destreg may be any 8-bit, 16-bit, or 32-bit general- purpose register.
and destmem, constant	destmem := destmem AND constant destmem may be any 8-bit, 16-bit, or 32-bit memory variable.

Table A-7: MASM Syntax for and (continued)

Instruction	Description
and destreg, srcreg	destreg := destreg AND srcreg destreg and srcreg may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose registers, though they must both be the same size.
and destreg, srcmem	destreg := destreg AND srcmem destreg may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register; srcmem can be any like-sized memory location.
and destmem, srcreg	destmem := destmem AND srcreg srcreg may be any 8-bit, 16-bit, 32-bit, or 64-bit general- purpose register; destmem can be any like-sized memory location.

Table A-8: EFLAGS Settings for and

Flag	Setting
Carry	Always clear.
Overflow	Always clear.
Sign	Set if the result has a 1 in its HO bit position.
Zero	Set if the result is 0.

# A.3 call

The call instruction requires a single operand. This instruction pushes the address of the instruction immediately following the call onto the 80x86 stack (see the discussion of the push instruction for a description of this operation). Then it transfers control to the address specified by the single operand and continues execution there. This instruction does not affect any flags.

Table A-9: HLA Syntax for call

Instruction	Description
<pre>call label; call( label );</pre>	Calls the subroutine that has the specified name ( <i>1abe1</i> ) in the program.
call( <i>reg</i> <sub>32</sub> );	Calls the subroutine at the address specified in the 32-bit register supplied as the single operand (x86).
call( mem <sub>32</sub> );	Calls the subroutine at the address held in the doubleword memory location specified by the mem <sub>32</sub> operand.

Table A-10: Gas Syntax for call

Instruction	Description
call label	Calls the subroutine that has the specified name ( <i>label</i> ) in the program.
call *reg <sub>32</sub>	Calls the subroutine at the address specified in the 32-bit register supplied as the single operand (x86).
call *reg <sub>64</sub>	Calls the subroutine at the address specified in the 64-bit register supplied as the single operand (x86-64).
call *mem <sub>32</sub>	Calls the subroutine at the address held in the double-word memory location specified by the $mem_{32}$ operand (x86).
call *mem <sub>64</sub>	Calls the subroutine at the address held in the quadword memory location specified by the mem <sub>64</sub> operand (x86-64).

Table A-11: MASM Syntax for call

Instruction	Description
call label	Calls the subroutine that has the specified name ( <i>label</i> ) in the program.
call reg <sub>32</sub>	Calls the subroutine at the address specified in the 32-bit register supplied as the single operand (x86).
call $reg_{64}$	Calls the subroutine at the address specified in the 64-bit register supplied as the single operand (x86-64).
call mem <sub>32</sub>	Calls the subroutine at the address held in the double-word memory location specified by the $mem_{32}$ operand (x86).
call mem <sub>64</sub>	Calls the subroutine at the address held in the quadword memory location specified by the mem <sub>64</sub> operand (x86-64).

# A.4 clc, cmc, stc

The clc instruction clears the carry flag setting in the EFLAGS register. The cmc instruction complements (inverts) the carry flag. The stc instruction sets the carry flag. These instructions do not have any operands.

Table A-12: HLA Syntax for clc, cmc, and stc

Instruction	Description
clc();	Clears the carry flag
cmc();	Complements (inverts) the carry flag
stc();	Set the carry flag

Table A-13: Gas Syntax for clc, cmc, and stc

Instruction	Description
clc	Clears the carry flag
cmc	Complements (inverts) the carry flag
stc	Sets the carry flag

Table A-14: MASM Syntax for clc, cmc, and stc

Instruction	Description
clc	Clears the carry flag
cmc	Complements (inverts) the carry flag
stc	Sets the carry flag

# A.5 cmp

The cmp instruction requires two operands: a left operand and a right operand. It compares the left operand to the right operand and sets the EFLAGS register based on the comparison. This instruction typically precedes a conditional jump instruction or some other instruction that tests the bits in the EFLAGS register.

Table A-15: HLA Syntax for cmp

Instruction	Description
<pre>cmp( reg, constant );</pre>	Compares <i>reg</i> against a <i>constant</i> .  reg may be any 8-bit, 16-bit, or 32-bit general-purpose register.
<pre>cmp( mem, constant);</pre>	Compares <i>mem</i> against a <i>constant</i> . <i>destmem</i> may be any 8-bit, 16-bit, or 32-bit memory variable.
<pre>cmp( leftreg, rightreg );</pre>	Compares <i>leftreg</i> against <i>rightreg</i> . <i>leftreg</i> and <i>rightreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose registers, though they must both be the same size.
<pre>cmp( reg, mem);</pre>	Compares a register with the value of a memory location. reg may be any 8-bit, 16-bit, or 32-bit general-purpose register; mem can be any like-sized memory location.
<pre>cmp( mem, reg );</pre>	Compares the value of a memory location against the value of a register.  reg may be any 8-bit, 16-bit, or 32-bit general-purpose register; mem can be any like-sized memory location.

Table A-16: Gas Syntax for cmp

Instruction	Description
cmpb constant, reg <sub>8</sub> cmpw constant, reg <sub>16</sub> cmpl constant, reg <sub>32</sub>	Compares $reg_n$ against a $constant$ . $reg_n$ may be any 8-bit, 16-bit, or 32-bit general-purpose register, as appropriate for the suffix.
cmpb constant, mem <sub>8</sub> cmpw constant, mem <sub>16</sub> cmpl constant, mem <sub>32</sub>	Compares mem <sub>n</sub> against a <i>constant</i> .  mem <sub>n</sub> may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable, as appropriate for the suffix.
cmpb leftreg <sub>8</sub> , rightreg <sub>8</sub> cmpw leftreg <sub>16</sub> , rightreg <sub>16</sub> cmpl leftreg <sub>32</sub> , rightreg <sub>32</sub> cmpq leftreg <sub>64</sub> , rightreg <sub>64</sub>	Compares $rightreg_n$ to $leftreg_n$ $rightreg_n$ and $leftreg_n$ may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose registers, as specified by the suffix.
cmpb $mem_8$ , $reg_8$ cmpw $mem_{16}$ , $reg_{16}$ cmpl $mem_{32}$ , $reg_{32}$ cmpq $mem_{64}$ , $reg_{64}$	Compares $reg_n$ to $mem_n$ $reg_n$ may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, according to the suffix; $mem_n$ can be any like-sized memory location.
cmpb $reg_{8}$ , $mem_{8}$ cmpw $reg_{16}$ , $mem_{16}$ cmpl $reg_{32}$ , $mem_{32}$ cmpl $reg_{64}$ , $mem_{64}$	Compares mem <sub>n</sub> to reg <sub>n</sub> reg <sub>n</sub> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, as specified by the suffix; mem <sub>n</sub> can be any like-sized memory location.

Table A-17: MASM Syntax for cmp

Instruction	Description
cmp reg, constant	Compares <i>reg</i> against a <i>constant</i> . <i>reg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register.
cmp mem, constant	Compares <i>mem</i> against a <i>constant</i> .  destmem may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable.
cmp leftreg, rightreg	Compares leftreg against rightreg.  leftreg and rightreg may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose registers, though they must both be the same size.
cmp reg, mem	Compares a register with the value of a memory location. reg may be any 8-bit, 16-bit, 32-bit, or 64-bit general- purpose register; mem can be any like-sized memory location.
cmp mem, reg	Compares the value of a memory location against the value of a register.  xeg may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register; mem can be any like-sized memory location.

Table A-18: EFLAGS Settings for cmp

Flag	Setting
Carry	Set if the left (right for Gas) operand is less than the right (left for Gas) operand when performing an unsigned comparison.
Overflow/ sign	If the exclusive-OR of the overflow and sign flags is 1 after a comparison, then the first operand is less than the second operand in an unsigned comparison (for MASM and HLA; reverse the operands for Gas).
Zero	Set if the two values are equal.

## A.6 dec

The dec (decrement) instruction requires a single operand. The CPU subtracts 1 from this operand. This instruction also sets several flags in the EFLAGS register, based on the result, but note that the flags are not set identically to the sub instruction.

Table A-19: HLA Syntax for dec

Instruction	Description
<pre>dec( reg );</pre>	reg := reg - 1 reg may be any 8-bit, 16-bit, or 32-bit general-purpose register.
dec( mem );	mem := mem - 1 mem may be any 8-bit, 16-bit, or 32-bit memory variable.

Table A-20: Gas Syntax for dec

Instruction	Description
$\begin{array}{l} \operatorname{decb} \ reg_8 \\ \operatorname{decw} \ reg_{16} \\ \operatorname{decl} \ reg_{32} \\ \operatorname{dec1} \ reg_{64} \end{array}$	$reg_n := reg_n - 1$ $reg_n$ may be any 8-bit, 16-bit, 32-bit, or 64-bit general- purpose register, as appropriate for the suffix.
$\begin{array}{l} \operatorname{decb} \ \mathit{mem}_8 \\ \operatorname{decw} \ \mathit{mem}_{16} \\ \operatorname{decl} \ \mathit{mem}_{32} \\ \operatorname{decq} \ \mathit{reg}_{64} \end{array}$	$mem_n := mem_n - 1$ $mem_n$ may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable, as appropriate for the suffix.

Table A-21: MASM Syntax for dec

Instruction	Description
dec reg	reg := reg - 1 reg may be any 8-bit, 16-bit, 32-bit, or 64-bit general- purpose register.
dec mem	mem := mem - 1 mem may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable.

Table A-22: EFLAGS Settings for dec

Flag	Setting
Carry	Unaffected by the dec instruction.
Overflow	Set if subtracting 1 produces a signed underflow.
Sign	Set if subtracting 1 produces a 1 in the HO bit position.
Zero	Set if subtracting 1 produces 0.

#### A.7 div

The div instruction takes a single operand. If that operand is an 8-bit operand (register or memory), div divides the 16-bit value in AX by that operand, producing the unsigned quotient in AL and the unsigned remainder in AH. If that operand is a 16-bit operand, div divides the 32-bit value in DX:AX (DX contains the HO word, and AX contains the LO word), leaving the unsigned quotient in AX and the unsigned remainder in DX. If the operand is a 32-bit operand, div divides the 64-bit quantity in EDX:EAX (EDX contains the HO double word, and EAX contains the LO double word) by the operand, leaving the unsigned quotient in EAX and the unsigned remainder in EDX. If the operand is a 64-bit operand, div divides the 128-bit quantity in RDX:RAX (RDX contains the HO quad word, and RAX contains the LO quad word) by the operand, leaving the unsigned quotient in RAX and the unsigned remainder in RDX.

This instruction scrambles the flags in the EFLAGS register; you cannot rely on flag values after executing a div. It also raises an integer divide exception if you attempt a division by zero or if the quotient will not fit in AL, AX, EAX, or RAX (as appropriate).

Table A-23: HLA Syntax for div

Instruction	Description
<pre>div( reg<sub>8</sub> );</pre>	al := ax div reg <sub>8</sub> ah := ax mod reg <sub>8</sub> reg <sub>8</sub> may be any 8-bit general-purpose register.
div( reg <sub>16</sub> );	ax := dx:ax div $reg_{16}$ dx := dx:ax mod $reg_{16}$ $reg_{16}$ may be any 16-bit general-purpose register.
div( reg <sub>32</sub> );	eax := edx:eax div $reg_{32}$ edx := edx:eax mod $reg_{32}$ $reg_{32}$ may be any 32-bit general-purpose register.
<pre>div( mem<sub>8</sub> );</pre>	al := ax div $mem_8$ ah := ax $mod mem_8$ $mem_8$ may be any 8-bit memory location.
<pre>div( mem<sub>16</sub> );</pre>	<pre>ax := dx:ax div mem<sub>16</sub> dx := dx:ax mod mem<sub>16</sub> mem<sub>16</sub> may be any 16-bit memory location.</pre>
<pre>div( mem<sub>32</sub> );</pre>	eax := edx:eax div $mem_{32}$ edx := edx:eax mod $mem_{32}$ $mem_{32}$ may be any 32-bit memory location.

Table A-24: Gas Syntax for div

Instruction	Description
divb $reg_8$	al := ax div $reg_8$ ah := ax mod $reg_8$ $reg_8$ may be any 8-bit general-purpose register.
divw $reg_{16}$	ax := dx:ax div $reg_{16}$ dx := dx:ax mod $reg_{16}$ $reg_{16}$ may be any 16-bit general-purpose register.
divl reg <sub>32</sub>	eax := edx:eax div $reg_{32}$ edx := edx:eax mod $reg_{32}$ $reg_{32}$ may be any 32-bit general-purpose register.
divq $reg_{64}$	rax := rdx:rax div reg <sub>64</sub> rdx := rdx:rax mod reg <sub>64</sub> reg <sub>64</sub> may be any 64-bit general-purpose register.
divb mem <sub>8</sub>	al := ax div mem <sub>8</sub> ah := ax mod mem <sub>8</sub> mem <sub>8</sub> may be any 8-bit memory location.
divw mem <sub>16</sub>	<pre>ax := dx:ax div mem<sub>16</sub> dx := dx:ax mod mem<sub>16</sub> mem<sub>16</sub> may be any 16-bit memory location.</pre>
divl mem <sub>32</sub>	eax := edx:eax div mem <sub>32</sub> edx := edx:eax mod mem <sub>32</sub> mem <sub>32</sub> may be any 32-bit memory location.
divq mem <sub>64</sub>	rax := rdx:rax div mem <sub>64</sub> rdx := rdx:rax mod mem <sub>64</sub> mem <sub>64</sub> may be any 64-bit memory location.

Table A-25: MASM Syntax for div

Instruction	Description
div reg <sub>8</sub>	al := ax div $reg_8$ ah := ax mod $reg_8$ $reg_8$ may be any 8-bit general-purpose register.
div reg <sub>16</sub>	ax := $dx$ :ax $div reg_{16}$ $dx$ := $dx$ :ax $mod reg_{16}$ $reg_{16}$ $may$ be any 16-bit general-purpose register.
div reg <sub>32</sub>	eax := edx:eax div $reg_{32}$ edx := edx:eax mod $reg_{32}$ $reg_{32}$ may be any 32-bit general-purpose register.
div reg <sub>64</sub>	rax := rdx:rax div reg <sub>64</sub> rdx := rdx:rax mod reg <sub>64</sub> reg <sub>64</sub> may be any 64-bit general-purpose register.
div mem <sub>8</sub>	al := ax div $mem_8$ ah := ax $mod mem_8$ $mem_8$ may be any 8-bit memory location.

Table A-25: MASM Syntax for div (continued)

Instruction	Description
div mem <sub>16</sub>	ax := dx:ax div $mem_{16}$ dx := dx:ax mod $mem_{16}$ $mem_{16}$ may be any 16-bit memory location.
div mem <sub>32</sub>	<pre>eax := edx:eax div mem<sub>32</sub> edx := edx:eax mod mem<sub>32</sub> mem<sub>32</sub> may be any 32-bit memory location.</pre>
div mem <sub>64</sub>	<pre>rax := rdx:rax div mem<sub>64</sub> rdx := rdx:rax mod mem<sub>64</sub> mem<sub>64</sub> may be any 64-bit memory location.</pre>

Table A-26: EFLAGS Settings for div

Flag	Setting
Carry	Scrambled by the div instruction.
Overflow	Scrambled by the div instruction.
Sign	Scrambled by the div instruction.
Zero	Scrambled by the div instruction.

#### A.8 enter

The enter instruction completes construction of an activation record (see "Activation Records and the Stack" on page 563) upon entry into a procedure. This instruction pushes the value of EBP (RBP on x86-64) onto the stack (see the discussion of the push instruction, later in this appendix, for details). It subtracts the value of its locals argument from the ESP/RSP register to allocate storage for local variables. If the lexlevel argument is nonzero, the enter instruction builds a display. (You won't encounter displays very often, so they're not discussed in this book. For more details, see *The* Art of Assembly Language, 2nd ed. [No Starch Press, 2010].) Most compilers, when they even use the enter instruction, specify 0 as the lexlevel operand.

Table A-27: HLA Syntax for enter

Instruction	Description
enter( locals <sub>16</sub> , lexlevel <sub>8</sub> );	push(ebp); sub( locals <sub>16</sub> , ESP); Build display if lexlevel <sub>8</sub> is nonzero. Note: locals <sub>16</sub> is a 16-bit constant; lexlevel <sub>8</sub> is an 8-bit constant.

Table A-28: Gas Syntax for enter

Instruction	Description
enter lexlevel <sub>8</sub> , locals <sub>16</sub>	push(ebp); sub(locals <sub>16</sub> , esp); // RSP on x86-64 Build display if lexlevel <sub>8</sub> is nonzero. Note: locals <sub>16</sub> is a 16-bit constant; lexlevel <sub>8</sub> is an 8-bit constant.

Table A-29: MASM Syntax for enter

Instruction	Description
enter locals <sub>16</sub> , lexlevel <sub>8</sub>	push(ebp); sub(locals <sub>16</sub> , esp); // RSP on x86-64 Build display if lexlevel <sub>8</sub> is nonzero. Note: locals <sub>16</sub> is a 16-bit constant; lexlevel <sub>8</sub> is an 8-bit constant.

Table A-30: EFLAGS Settings for enter

Flag	Setting
Carry	Unaffected by the enter instruction.
Overflow	Unaffected by the enter instruction.
Sign	Unaffected by the enter instruction.
Zero	Unaffected by the enter instruction.

### A.9 idiv

The idiv instruction takes a single operand. If that operand is an 8-bit operand (register or memory), idiv divides the 16-bit value in AX by that operand, producing the signed quotient in AL and the signed remainder in AH. If that operand is a 16-bit operand, idiv divides the 32-bit value in DX:AX (DX contains the HO word, and AX contains the LO word), leaving the signed quotient in AX and the signed remainder in DX. If the operand is a 32-bit operand, idiv divides the 64-bit quantity in EDX:EAX (EDX contains the HO double word, and EAX contains the LO double word) by the operand, leaving the signed quotient in EAX and the signed remainder in EDX. If the operand is a 64-bit operand, idiv divides the 128-bit quantity in RDX:RAX (RDX contains the HO quad word, and RAX contains the LO quad word) by the operand, leaving the signed quotient in RAX and the signed remainder in RDX.

This instruction scrambles the flags in the EFLAGS register; you cannot rely on flag values after executing an idiv instruction. This instruction raises an integer divide exception if you attempt a division by zero or if the quotient will not fit in AL, AX, EAX, or RAX (as appropriate).

Table A-31: HLA Syntax for idiv

Instruction	Description
<pre>idiv( reg<sub>8</sub> );</pre>	al := ax div $reg_8$ ah := ax mod $reg_8$ $reg_8$ may be any 8-bit general-purpose register.
<pre>idiv( reg<sub>16</sub> );</pre>	ax := dx:ax div $reg_{16}$ dx := dx:ax mod $reg_{16}$ $reg_{16}$ may be any 16-bit general-purpose register.
<pre>idiv( reg<sub>32</sub> );</pre>	eax := edx:eax div $reg_{32}$ edx := edx:eax mod $reg_{32}$ $reg_{32}$ may be any 32-bit general-purpose register.
<pre>idiv( mem<sub>8</sub> );</pre>	al := ax div mem <sub>8</sub> ah := ax mod mem <sub>8</sub> mem <sub>8</sub> may be any 8-bit memory location.
<pre>idiv( mem<sub>16</sub> );</pre>	<pre>ax := dx:ax div mem<sub>16</sub> dx := dx:ax mod mem<sub>16</sub> mem<sub>16</sub> may be any 16-bit memory location.</pre>
<pre>idiv( mem<sub>32</sub> );</pre>	eax := edx:eax div mem <sub>32</sub> edx := edx:eax mod mem <sub>32</sub> mem <sub>32</sub> may be any 32-bit memory location.

Table A-32: Gas Syntax for idiv

Instruction	Description
$idivb\ \mathit{reg}_8$	al := ax div $reg_8$ ah := ax mod $reg_8$ $reg_8$ may be any 8-bit general-purpose register.
idivw $reg_{16}$	ax := dx:ax div $reg_{16}$ dx := dx:ax mod $reg_{16}$ $reg_{16}$ may be any 16-bit general-purpose register.
idivl reg <sub>32</sub>	eax := edx:eax div $reg_{32}$ edx := edx:eax mod $reg_{32}$ $reg_{32}$ may be any 32-bit general-purpose register.
idivq $reg_{32}$	rax := rdx:rax div reg <sub>64</sub> rdx := rdx:rax mod reg <sub>64</sub> reg <sub>64</sub> may be any 64-bit general-purpose register.
idivb mem <sub>8</sub>	al := ax div $mem_8$ ah := ax mod $mem_8$ $mem_8$ may be any 8-bit memory location.
idivw mem <sub>16</sub>	ax := dx:ax div $mem_{16}$ dx := dx:ax mod $mem_{16}$ $mem_{16}$ may be any 16-bit memory location.
idivl mem <sub>32</sub>	eax := edx:eax div mem <sub>32</sub> edx := edx:eax mod mem <sub>32</sub> mem <sub>32</sub> may be any 32-bit memory location.
idivl mem <sub>64</sub>	rax := rdx:rax div mem <sub>64</sub> rdx := rdx:rax mod mem <sub>64</sub> mem <sub>64</sub> may be any 64-bit memory location.

Table A-33: MASM Syntax for idiv

Instruction	Description
idiv reg <sub>8</sub>	al := ax div $reg_8$ ah := ax mod $reg_8$ $reg_8$ may be any 8-bit general-purpose register.
idiv $reg_{16}$	ax := $dx:ax$ div $reg_{16}$ $dx := dx:ax$ mod $reg_{16}$ $reg_{16}$ may be any 16-bit general-purpose register.
idiv reg <sub>32</sub>	eax := edx:eax div $reg_{32}$ edx := edx:eax mod $reg_{32}$ $reg_{32}$ may be any 32-bit general-purpose register.
idiv $reg_{64}$	rax := rdx:rax div reg <sub>64</sub> rdx := rdx:rax mod reg <sub>64</sub> reg <sub>64</sub> may be any 64-bit general-purpose register.
idiv mem <sub>8</sub>	al := ax div $mem_8$ ah := ax $mod mem_8$ $mem_8$ may be any 8-bit memory location.
idiv mem <sub>16</sub>	ax := $dx:ax \ div \ mem_{16}$ $dx := dx:ax \ mod \ mem_{16}$ $mem_{16}$ may be any 16-bit memory location.
idiv mem <sub>32</sub>	eax := edx:eax div mem <sub>32</sub> edx := edx:eax mod mem <sub>32</sub> mem <sub>32</sub> may be any 32-bit memory location.
idiv mem <sub>64</sub>	rax := rdx:rax div mem <sub>64</sub> rdx := rdx:rax mod mem <sub>64</sub> mem <sub>64</sub> may be any 64-bit memory location.

Table A-34: EFLAGS Settings for idiv

Flag	Setting	
Carry	Scrambled by the idiv instruction.	
Overflow	Scrambled by the idiv instruction.	
Sign	Scrambled by the idiv instruction.	
Zero	Scrambled by the idiv instruction.	

## A.10 imul, intmul

The imul instruction takes a couple of forms. In HLA, MASM, and Gas, one form of this instruction has a single operand. If that operand is an 8-bit operand (register or memory), imul multiplies the 8-bit value in AL by that operand, producing the signed product in AX. If the operand is 16 bits, imul multiplies the 16-bit value in AX by the operand, leaving the signed product in DX:AX (DX contains the HO word, and AX contains the LO word). If the operand is 32 bits, imul multiples the 32-bit quantity in EAX by the operand, leaving the signed product in EDX:EAX (EDX

contains the HO double word, and EAX contains the LO double word). If the operand is a 64-bit operand, imul multiples the 64-bit quantity in RAX by the operand, leaving the signed product in RDX:RAX (RDX contains the HO quad word, and RAX contains the LO quad word).

This instruction scrambles the zero and sign flags in the EFLAGS register; you cannot rely on flag values after executing an inul instruction. It sets the carry and overflow flags if the result doesn't fit into the size specified by the single operand.

A second form of the integer multiply instruction exists that does not produce an extended-precision result. Gas and MASM continue to use the imul mnemonic for this instruction, while HLA uses the intmul mnemonic (because the semantics are different for this instruction, it deserves a different mnemonic).

Table A-35: HLA Syntax for imul

Instruction	Description
$imul(reg_8);$	ax := al * reg <sub>8</sub> reg <sub>8</sub> may be any 8-bit general-purpose register.
$imul(reg_{16});$	$dx:ax := ax * reg_{16}$ $reg_{16}$ may be any 16-bit general-purpose register.
$imul(reg_{32});$	edx:eax := eax * reg <sub>32</sub> reg <sub>32</sub> may be any 32-bit general-purpose register.
<pre>imul( mem<sub>8</sub> );</pre>	ax := al * $mem_8$ may be any 8-bit memory location.
<pre>imul( mem<sub>16</sub> );</pre>	$dx:ax := ax * mem_{16}$ $mem_{16}$ may be any 16-bit memory location.
<pre>imul( mem<sub>32</sub> );</pre>	edx:eax := eax * $mem_{32}$ $mem_{32}$ may be any 32-bit memory location.
<pre>intmul( constant, srcreg,   destreg);</pre>	destreg := srcreg * constant srcreg and destreg may be 16-bit or 32-bit general- purpose registers; they must both be the same size.
<pre>intmul( constant, destreg);</pre>	destreg := destreg * constant destreg may be a 16-bit or 32-bit general-purpose register.
<pre>intmul( srcreg, destreg);</pre>	destreg := srcreg * destreg srcreg and destreg may be 16-bit or 32-bit general- purpose registers; they must both be the same size.
<pre>intmul( mem, destreg);</pre>	destreg := mem * destreg destreg must be a 16-bit or 32-bit general-purpose register; mem is a memory location that must be the same size as the register.

Table A-36: Gas Syntax for imul

Instruction	Description
imulb reg <sub>8</sub>	ax := al * reg <sub>8</sub> reg <sub>8</sub> may be any 8-bit general-purpose register.
imulw $\operatorname{reg}_{16}$	dx:ax := ax * reg <sub>16</sub> reg <sub>16</sub> may be any 16-bit general-purpose register.
$imull\ reg_{32}$	edx:eax := eax * reg <sub>32</sub> reg <sub>32</sub> may be any 32-bit general-purpose register.
imulq reg <sub>32</sub>	rdx:rax := rax * reg <sub>64</sub> reg <sub>64</sub> may be any 64-bit general-purpose register.
imulb mem <sub>8</sub>	ax := a1 * $mem_8$ $mem_8$ may be any 8-bit memory location.
imulw mem <sub>16</sub>	$dx:ax := ax * mem_{16}$ $mem_{16}$ may be any 16-bit memory location.
imull mem <sub>32</sub>	edx:eax := eax * $mem_{32}$ $mem_{32}$ may be any 32-bit memory location.
imull mem <sub>64</sub>	rdx:rax := rax * mem <sub>64</sub> mem <sub>64</sub> may be any 64-bit memory location.
imulw constant, srcreg, destreg	destreg := srcreg * constant srcreg and destreg must be 16-bit general-purpose registers.
imull constant, srcreg, destreg	destreg := srcreg * constant srcreg and destreg must be 32-bit general-purpose registers.
imulw constant, destreg	destreg := destreg * constant destreg must be a 16-bit general-purpose register.
imull constant, destreg	destreg := destreg * constant destreg may be a 32-bit general-purpose register.
imulw srcreg, destreg	destreg := srcreg * destreg srcreg and destreg must both be 16-bit general-purpose registers.
imull srcreg, destreg	destreg := srcreg * destreg srcreg and destreg must both be 32-bit general-purpose registers.
imulq srcreg, destreg	destreg := srcreg * destreg srcreg and destreg must both be 64-bit general-purpose registers.
imulw mem, destreg	destreg := mem * destreg destreg must be a 16-bit general-purpose register; mem is a memory location that must be the same size as the register.
imull mem, destreg	destreg := mem * destreg destreg must be a 32-bit general-purpose register; mem is a memory location that must be the same size as the register.
imulq mem, destreg	destreg := mem * destreg destreg must be a 64-bit general-purpose register; mem is a memory location that must be the same size as the register.

Table A-37: MASM Syntax for imul

Instruction	Description
imul reg <sub>8</sub>	ax := al * reg <sub>8</sub> reg <sub>8</sub> may be any 8-bit general-purpose register.
$\operatorname{imul} \operatorname{reg}_{16}$	dx:ax := ax * reg <sub>16</sub> reg <sub>16</sub> may be any 16-bit general-purpose register.
$imul\ reg_{32}$	edx:eax := eax * reg <sub>32</sub> reg <sub>32</sub> may be any 32-bit general-purpose register.
$imul\ reg_{64}$	rdx:rax := rax * reg <sub>64</sub> reg <sub>64</sub> may be any 64-bit general-purpose register.
imul mem <sub>8</sub>	ax := al * $mem_8$ may be any 8-bit memory location.
imul mem <sub>16</sub>	dx:ax := ax * $mem_{16}$ $mem_{16}$ may be any 16-bit memory location.
imul mem <sub>32</sub>	edx:eax := eax * $mem_{32}$ $mem_{32}$ may be any 32-bit memory location.
imul mem <sub>64</sub>	rdx:rax := rax * mem <sub>64</sub> mem <sub>64</sub> may be any 64-bit memory location.
imul destreg, srcreg, constant	destreg := srcreg * constant srcreg and destreg may be 16-bit or 32-bit general- purpose registers; they must both be the same size.
imul destreg, constant	destreg := destreg * constant destreg may be a 16-bit or 32-bit general-purpose register.
imul destreg, srcreg	destreg := srcreg * destreg srcreg and destreg may be 16-bit, 32-bit, or 64-bit general-purpose registers; they must both be the same size.
imul destreg, mem	destreg := mem * destreg destreg must be a 16-bit, 32-bit, or 64-bit general- purpose register; mem is a memory location that must be the same size as the register.

Table A-38: EFLAGS Settings for imul

Flag	Setting	
Carry	Set if signed overflow occurs.	
Overflow	Set if signed overflow occurs.	
Sign	Scrambled by the idiv instruction.	
Zero	Scrambled by the idiv instruction.	

## **A.11** inc

The inc (increment) instruction requires a single operand. The CPU adds 1 from this operand. This instruction also sets several flags in the EFLAGS register, based on the result, but note that the flags are not set identically to the add instruction.

Table A-39: HLA Syntax for inc

Instruction	Description
<pre>inc( reg );</pre>	reg := reg + 1 reg may be any 8-bit, 16-bit, or 32-bit general-purpose register.
<pre>inc( mem );</pre>	mem := mem + 1 mem may be any 8-bit, 16-bit, or 32-bit memory variable.

Table A-40: Gas Syntax for inc

Instruction	Description
incb $reg_8$ incw $reg_{16}$ incl $reg_{32}$ incq $reg_{64}$	$reg_n := reg_n + 1$ $reg_n$ may be any 8-bit, 16-bit, 32-bit, or 64-bit general- purpose register, as appropriate for the suffix.
incb mem <sub>8</sub> incw mem <sub>16</sub> incl mem <sub>32</sub> incq mem <sub>64</sub>	$mem_n := mem_n + 1$ $mem_n$ may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable, as appropriate for the suffix.

Table A-41: MASM Syntax for inc

Instruction	Description
inc reg	reg := reg + 1 reg may be any 8-bit, 16-bit, 32-bit, or 64-bit general- purpose register.
inc mem	mem := mem + 1 mem may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable.

Table A-42: EFLAGS Settings for inc

Flag	Setting
Carry	Unaffected by the inc instruction.
Overflow	Set if adding 1 produces a signed overflow.
Sign	Set if adding 1 produces a 1 in the HO bit position.
Zero	Set if adding 1 produces 0.

# **A.12** Conditional Jumps

The 80x86 supports a wide variety of conditional jumps (jcc) that allow the CPU to make decisions based on conditions computed by instructions, such as cmp, that affect various flags in the EFLAGS register. Note, however, that these instructions do not themselves affect any of the flags in the EFLAGS register.

Table A-43: Conditional Jump Instructions

generally tion ner to the through
e ja
etails.
e ja
tails.
ja
etails.
e ja
See ja
etails.
e ja
See ja
t

Table A-43: Conditional Jump Instructions (continued)

Instruction		Description
jne label; jne label	//HLA //Gas/MASM	Conditional jump if not equal. See ja for details.
<pre>jng label; jng label</pre>	//HLA //Gas/MASM	Signed conditional jump if not greater. See ja for details.
jnge label; jnge label	//HLA //Gas/MASM	Signed conditional jump if not greater or equal. See ja for details.
jnl label; jnl label	//HLA //Gas/MASM	Signed conditional jump if not less than. See ja for details.
jnle <i>label</i> ; jnle <i>label</i>	//HLA //Gas/MASM	Signed conditional jump if not less than or equal. See ja for details.
jno label; jno label	//HLA //Gas/MASM	Conditional jump if no overflow (overflow flag = 0). See ja for details.
jns label; jns label	//HLA //Gas/MASM	Conditional jump if no sign (sign flag = 0). See ja for details.
jnz label; jnz label	//HLA //Gas/MASM	Conditional jump if not zero (zero flag = 0). See ja for details.
jo label; jo label	//HLA //Gas/MASM	Conditional jump if overflow (overflow flag = 1). See ja for details.
js label; js label	//HLA //Gas/MASM	Conditional jump if sign (sign flag = 0). See ja for details.
jz label; jz label	//HLA //Gas/MASM	Conditional jump if zero (zero flag = 0). See ja for details.
jcxz label; jcxz label	//HLA //Gas/MASM	Conditional jump if CX is 0. See ja for details. Note: the range of this branch is limited to $\pm 128$ bytes around the instruction.
jecxz label; jecxz label		Conditional jump if ECX is 0. See ja for details. Note: the range of this branch is limited to $\pm 128$ bytes around the instruction.

# **A.13** jmp

The jmp instruction unconditionally transfers control to the memory location specified by its operand. This instruction does not affect any flags.

Table A-44: HLA Syntax for jmp

Instruction	Description
<pre>jmp label; jmp(label);</pre>	Transfers control to the machine instruction following the <i>label</i> in the source file.
<pre>jmp( reg<sub>32</sub> );</pre>	Transfers control to the memory location whose address is held in the 32-bit general-purpose register $reg_{32}$ .
<pre>jmp( mem<sub>32</sub> );</pre>	Transfers control to the memory location whose 32-bit address is held in the memory location specified by $\textit{mem}_{32}$ .

Table A-45: Gas Syntax for jmp

Instruction	Description
jmp label	Transfers control to the machine instruction following the <i>label</i> in the source file.
jmp *reg <sub>32</sub> jmp *reg <sub>64</sub>	Transfers control to the memory location whose address is held in the general-purpose register $reg_{32}$ (x86) or $reg_{64}$ (x86-64).
jmp mem <sub>32</sub> jmp mem <sub>64</sub>	Transfers control to the memory location whose address is held in the memory location specified by $mem_{32}$ (x86) or $mem_{64}$ (x86-64).

Table A-46: MASM Syntax for jmp

Instruction	Description
jmp label	Transfers control to the machine instruction following the <i>label</i> in the source file.
$\begin{array}{l} \text{jmp } reg_{\scriptscriptstyle 32} \\ \text{jmp } reg_{\scriptscriptstyle 64} \end{array}$	Transfers control to the memory location whose address is held in the 32-bit general-purpose register $reg_{32}$ (x86) or 64-bit general-purpose register $reg_{64}$ (x86-64).
jmp mem <sub>32</sub> jmp mem <sub>64</sub>	Transfers control to the memory location whose address is held in the memory location specified by $mem_{32}$ (x86) or $mem_{64}$ (x86-64).

#### **A.14** lea

The lea instruction loads a register with the effective address of a memory operand. This is in direct contrast to the mov instruction, which loads a register with the contents of a memory location. Like mov, the lea instruction does not affect any flags in the EFLAGS register. Many compilers actually use this instruction to add a constant to a register, or multiply a register's value by 2, 4, or 8, and then move the result into a different register.

Table A-47: HLA Syntax for lea

Instruction	Description
lea( reg <sub>32</sub> , mem ); lea( mem, reg <sub>32</sub> );	$reg_{32}$ := address of mem $reg_{32}$ must be a 32-bit general-purpose register. mem can be any sized memory location. Note that both syntaxes are identical in HLA.

Table A-48: Gas Syntax for lea

Instruction	Description
leal mem, reg <sub>32</sub> leaq mem, reg <sub>32</sub>	$reg_{32}$ := address of mem $reg_{64}$ must be a 64-bit general-purpose register. mem can be any sized memory location.

Table A-49: MASM Syntax for lea

Instruction	Description
lea reg <sub>32</sub> , mem lea reg <sub>64</sub> , mem	$reg_{xx}$ := address of mem. $reg_{3x}$ must be a 32-bit general-purpose register. mem can be any sized memory location (x86). $reg_{64}$ must be a 64-bit general-purpose register. mem can be any sized memory location (x86-64).

## A.15 leave

The leave instruction cleans up after a procedure, removing local variable storage and restoring the EBP (RPB on x86-64) register to its original value. It copies the value of EBP/RBP into ESP/RSP. It pops EBP/RBP's value from the stack.

Table A-50: HLA Syntax for leave

Instruction	Description
leave; //HLA syntax leave //MASM/Gas	<pre>mov( ebp, esp ); pop( esp );</pre>

Table A-51: EFLAGS Settings for leave

Flag	Setting
Carry	Unaffected by the leave instruction.
Overflow	Unaffected by the leave instruction.
Sign	Unaffected by the leave instruction.
Zero	Unaffected by the leave instruction.

## **A.16** mov

The mov instruction requires two operands: a source and a destination. It copies the value from the source operand to the destination operand. It does not affect any flags in the EFLAGS register.

Table A-52: HLA Syntax for mov

Instruction	Description
<pre>mov( constant, destreg );</pre>	destreg := constant destreg may be any 8-bit, 16-bit, or 32-bit general- purpose register.
<pre>mov( constant, destmem );</pre>	destmem := constant destmem may be any 8-bit, 16-bit, or 32-bit memory variable.

Table A-52: HLA Syntax for mov (continued)

Instruction	Description
<pre>mov( srcreg, destreg );</pre>	destreg := srcreg destreg and srcreg may be any 8-bit, 16-bit, or 32-bit general-purpose registers, though they must both be the same size.
<pre>mov( srcmem, destreg );</pre>	destreg := srcmem destreg may be any 8-bit, 16-bit, or 32-bit general-purpose register; srcmem can be any like-sized memory location.
<pre>mov( srcreg, destmem );</pre>	destmem := srcreg srcreg may be any 8-bit, 16-bit, or 32-bit general- purpose register; destmem can be any like-sized memory location.

Table A-53: Gas Syntax for mov

Instruction	Description
movb constant, destreg <sub>8</sub> movw constant, destreg <sub>16</sub> movl constant, destreg <sub>32</sub>	destreg <sub>n</sub> := constant destreg <sub>n</sub> may be any 8-bit, 16-bit, or 32-bit general- purpose register, as appropriate for the suffix.
movb constant, destmem <sub>8</sub> movw constant, destmem <sub>16</sub> movl constant, destmem <sub>32</sub>	destmem <sub>n</sub> := constant destmem <sub>n</sub> may be any 8-bit, 16-bit, or 32-bit memory variable, as appropriate for the suffix.
movb srcreg <sub>8</sub> , destreg <sub>8</sub> movw srcreg <sub>16</sub> , destreg <sub>16</sub> movl srcreg <sub>32</sub> , destreg <sub>32</sub> movq srcreg <sub>64</sub> , destreg <sub>64</sub>	destreg <sub>n</sub> := $srcreg_n$ destreg <sub>n</sub> and $srcreg_n$ may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose registers, as specified by the suffix.
movb srcmem <sub>8</sub> , destreg <sub>8</sub> movw srcmem <sub>16</sub> , destreg <sub>16</sub> movl srcmem <sub>32</sub> , destreg <sub>32</sub> movq srcmem <sub>64</sub> , destreg <sub>64</sub>	destreg <sub>n</sub> := srcmem <sub>n</sub> destreg <sub>n</sub> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, according to the suffix; srcmem <sub>n</sub> can be any like-sized memory location.
movb srcreg <sub>8</sub> , destmem <sub>8</sub> movw srcreg <sub>16</sub> , destmem <sub>16</sub> movl srcreg <sub>32</sub> , destmem <sub>32</sub> movl srcreg <sub>64</sub> , destmem <sub>64</sub>	destmem <sub>n</sub> := srcreg <sub>n</sub> srcreg <sub>n</sub> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, as specified by the suffix; destmem <sub>n</sub> can be any like-sized memory location.

Table A-54: MASM Syntax for mov

Instruction	Description
mov destreg, constant	destreg := constant destreg may be any 8-bit, 16-bit, or 32-bit general- purpose register.
mov destmem, constant	destmem := constant destmem may be any 8-bit, 16-bit, or 32-bit memory variable.
mov destreg, srcreg	destreg := srcreg destreg and srcreg may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose registers, though they must both be the same size.

Table A-54: MASM Syntax for mov (continued)

Instruction	Description
mov destreg, srcmem	destreg := srcmem destreg may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register; srcmem can be any like-sized memory location.
mov destmem, srcreg	destmem := srcreg srcreg may be any 8-bit, 16-bit, 32-bit, or 64-bit general- purpose register; destmem can be any like-sized memory location.

# A.17 movs, movsb, movsd, movsq, movsw

The move instructions—the *move string* instructions that copy blocks of data from one range of memory locations to another—do not require any explicit operands. These instructions take two forms: the move string instruction by itself, and a move string instruction with a "repeat" prefix.

Without a repeat prefix, these instructions copy a byte (movsb), word (movsw), double word (movsd), or quad word (movsq) from the memory location pointed at by ESI (the source index register) to the memory location pointed at by EDI (the destination index register). After copying the data, the CPU either increments or decrements these two registers by the size, in bytes, of the transfer. That is, movsb increments or decrements ESI and EDI by 1, movsw increments or decrements them by 2, and movsd increments or decrements them by 4. These instructions determine whether to increment or decrement ESI and EDI based on the value of the *direction flag* in the EFLAGs register. If the direction flag is clear, the move string instructions increment ESI and EDI; if the direction flag is set, the move string instructions decrement ESI and EDI.

If the repeat prefix is attached to one of these move string instructions, the CPU repeats the move operation the number of times specified by the ECX register.

These instructions do not affect any flags.

**Table A-55:** HLA Syntax for movsb, movsd, and movsw

Instruction	Description
<pre>movsb(); movsw(); movsd();</pre>	[edi] := [esi] Copies the byte, word, or double word pointed at by ESI to the memory location pointed at by EDI. After moving the data, these instructions increment ESI and EDI by 1, 2, or 4 if the direction flag is clear; they decrement ESI and EDI by 1, 2, or 4 if the direction flag is set.
<pre>rep.movsb(); rep.movsw(); rep.movsd();</pre>	[edi] := [esi] Copies a block of ECX bytes, words, or double words from where ESI points to where EDI points. Increments or decrements ESI and EDI after each movement by the size of the data moved, based on the value of the direction flag.

Table A-56: Gas Syntax for movsb, movsd, movsl, and movsw

Instruction	Description
movsb movsw movsl movsq	[edi] := [esi] // x86 [rdi] := [rsi] // x86-64 Copies the byte, word, or double word pointed at by ESI (x86) or RSI (x86-64) to the memory location pointed at by EDI (x86) or RDI (x86-64). After moving the data, these instructions increment ESI/RSI and EDI/RDI by 1, 2, 4, or 8 if the direction flag is clear; they decrement ESI/RSI and EDI/RDI by 1, 2, 4, or 8 if the direction flag is set.
rep movsb rep movsw rep movsl rep movsq	[edi] := [esi] // x86 * count in ECX [rdi] := [rsi] // x86-64 * count in RCX Copies the byte, word, or double word pointed at by ESI (x86) or RSI (x86-64) to the memory location pointed at by EDI (x86) or RDI (x86-64). After moving the data, these instructions increment ESI/RSI and EDI/RDI by 1, 2, 4, or 8 if the direction flag is clear; they decrement ESI/ RSI and EDI/RDI by 1, 2, 4, or 8 if the direction flag is set. These instructions repeat this operation the number of times specified by the count in the ECX (x86)/RCX (x86-64) register.

Table A-57: MASM Syntax for movsb, movsd, movsq, and movsw

Instruction	Description
movsb movsw movsd movsq	[edi] := [esi] // x86 [rdi] := [rsi] // x86-64 Copies the byte, word, or double word pointed at by ESI (x86) or RSI (x86-64) to the memory location pointed at by EDI (x86) or RDI (x86-64). After moving the data, these instructions increment ESI/RSI and EDI/RDI by 1, 2, 4, or 8 if the direction flag is clear; they decrement ESI/RSI and EDI/RDI by 1, 2, 4, or 8 if the direction flag is set.
rep movsb rep movsw rep movsd rep movsq	[edi] := [esi] // x86 * count in ECX [rdi] := [rsi] // x86-64 * count in RCX Copies the byte, word, or double word pointed at by ESI (x86) or RSI (x86-64) to the memory location pointed at by EDI (x86) or RDI (x86-64). After moving the data, these instructions increment ESI/RSI and EDI/RDI by 1, 2, 4, or 8 if the direction flag is clear; they decrement ESI/ RSI and EDI/RDI by 1, 2, 4, or 8 if the direction flag is set. These instructions repeat this operation the number of times specified by the count in the ECX (x86)/RCX (x86-64) register.

## A.18 movsx, movzx

The movsx and movzx instructions require two operands: a source and a destination. The destination operand must be larger than the source operand. These instructions copy the smaller data to the larger object using sign extension (movsx) or zero extension (movzx). Compilers use these instructions to translate smaller values to larger objects. These instructions do not affect any flags.

NOTE

See WGC1 for details on sign extension.

Table A-58: HLA Syntax for movsx and movzx

Instruction	Description
<pre>movsx( srcreg, destreg );</pre>	destreg := srcreg. Sign-extends srcreg to the size of destreg. destreg can be a 16-bit or 32-bit register, srcreg must be an 8-bit or 16-bit register and srcreg must be smaller than destreg.
<pre>movzx( srcreg, destreg );</pre>	destreg := srcreg Zero-extends srcreg to the size of destreg. destreg can be a 16-bit or 32-bit register; srcreg must be an 8-bit or 16-bit register and srcreg must be smaller than destreg.
<pre>movsx( srcmem, destreg );</pre>	destreg := srcmem Sign-extends the value of srcmem to the size of destreg. destreg may be any 16-bit or 32-bit general-purpose register; srcmem is an 8-bit or 16-bit memory location that is smaller than destreg.
<pre>movzx( srcmem, destreg );</pre>	destreg:= srcmem Zero-extends the value of srcmem to the size of destreg. destreg may be any 16-bit or 32-bit general-purpose register; srcmem is an 8-bit or 16-bit memory location that is smaller than destreg.

 $\textbf{Table A-59:} \ \, \textbf{Gas Syntax for movsbw, movsbl, movslq, movswl, movzbw, movzbl, movzlq, and movzwl} \\$ 

Instruction	Description
movsbw $srcreg_8$ , $destreg_{16}$ movsbl $srcreg_8$ , $destreg_{32}$ movswl $srcreg_{16}$ , $destreg_{32}$ movslq $srcreg_{32}$ , $destreg_{64}$	destreg <sub>n</sub> := srcreg <sub>m</sub> Sign-extends $srcreg_m$ to the size of $destreg_n$ . $destreg_n$ can be a 16-bit, 32-bit, or 64-bit register, as appropriate for the instruction. $srcreg_m$ must be an 8-bit, 16-bit, or 32-bit register, as appropriate for the instruction.
movzbw srcreg <sub>8</sub> , destreg <sub>16</sub> movzbl srcreg <sub>8</sub> , destreg <sub>32</sub> movzwl srcreg <sub>16</sub> , destreg <sub>32</sub> movzlq srcreg <sub>32</sub> , destreg <sub>64</sub>	destreg <sub>n</sub> := srcreg <sub>m</sub> Zero-extends srcreg <sub>m</sub> to the size of destreg <sub>n</sub> . destreg <sub>n</sub> can be a 16-bit, 32-bit, or 64-bit register, as appropriate for the instruction. srcreg <sub>m</sub> must be an 8-bit, 16-bit, or 32-bit register, as appropriate for the instruction.
movsbw $srcmem_8$ , $destreg_{16}$ movsbl $srcmem_8$ , $destreg_{32}$ movswl $srcmem_{16}$ , $destreg_{32}$ movslq $srcmem_{32}$ , $destreg_{64}$	destreg <sub>n</sub> := $srcmem_m$ Sign-extends the value of $srcmem_n$ to the size of $destreg_n$ . $destreg_n$ can be a 16-bit, 32-bit, or 64-bit register, as appropriate for the instruction. $srcmem_m$ must be an 8-bit, 16-bit, or 32-bit memory location, as appropriate for the instruction.
movzbw $srcmem_8$ , $destreg_{16}$ movzbl $srcmem_8$ , $destreg_{32}$ movzwl $srcmem_{16}$ , $destreg_{32}$ movzlq $srcmem_{32}$ , $destreg_{64}$	destreg <sub>n</sub> := srcmem <sub>m</sub> Zero-extends the value of srcmem <sub>m</sub> to the size of destreg <sub>n</sub> .  destreg <sub>n</sub> can be a 16-bit, 32-bit, or 64-bit register, as appropriate for the instruction. srcmem <sub>m</sub> must be an 8-bit, 16-bit, or 32-bit memory location, as appropriate for the instruction.

Table A-60: MASM Syntax for movsx and movzx

Instruction	Description
movsx destreg, srcreg	destreg := srcreg Sign-extends srcreg to the size of destreg. destreg can be a 16-bit, 32-bit, or 64-bit register; srcreg must be an 8-bit or 16-bit register; and srcreg must be smaller than destreg.
movzx destreg, srcreg	destreg := srcreg Zero-extends srcreg to the size of destreg. destreg can be a 16-bit, 32-bit, or 64-bit register; srcreg must be an 8-bit, 16-bit, or 32-bit register; and srcreg must be smaller than destreg.
movsx destreg, srcmem	destreg := srcmem Sign-extends the value of srcmem to the size of destreg. destreg may be any 16-bit, 32-bit, or 64-bit general- purpose register; srcmem is an 8-bit, 16-bit, or 32-bit memory location that is smaller than destreg.
movzx destreg, srcmem	destreg:= srcmem Zero-extends the value of srcmem to the size of destreg. destreg may be any 16-bit, 32-bit, or 64-bit general- purpose register; srcmem is an 8-bit, 16-bit, or 32-bit memory location that is smaller than destreg.

#### **A.19** mul

The mul instruction allows a single operand. If the operand is 8 bits (register or memory), mul multiplies the 8-bit value in AL by that operand, producing an unsigned product in AX. If that operand is 16 bits, mul multiplies the 16-bit value in AX by the operand, leaving the unsigned product in DX:AX (DX contains the HO word, and AX contains the LO word). If the operand is 32 bits, mul multiples the 32-bit quantity in EAX by the operand, leaving the unsigned product in EDX:EAX (EDX contains the HO double word, and EAX contains the LO double word). If the operand is a 64-bit operand, mul multiples the 64-bit quantity in RAX by the operand, leaving the unsigned product in RDX:RAX (RDX contains the HO quad word, and RAX contains the LO quad word).

This instruction scrambles the zero and sign flags in the EFLAGS register; you can't rely on flag values after executing a mul instruction. It sets the carry and overflow flags if the result doesn't fit into the size specified by the single operand.

Table A-61: HLA Syntax for mul

Instruction	Description
<pre>mul( reg<sub>8</sub> );</pre>	ax := al * reg <sub>8</sub> reg <sub>8</sub> may be any 8-bit general-purpose register.
mul( $reg_{16}$ );	dx:ax := ax * reg <sub>16</sub> reg <sub>16</sub> may be any 16-bit general-purpose register.
mul( reg <sub>32</sub> );	edx:eax := eax * reg <sub>32</sub> reg <sub>32</sub> may be any 32-bit general-purpose register.

Table A-61: HLA Syntax for mul (continued)

Instruction	Description
mul( mem <sub>8</sub> );	$ax := a1 * mem_8$ $mem_8$ may be any 8-bit memory location.
mul( mem <sub>16</sub> );	dx:ax := ax * $mem_{16}$ $mem_{16}$ may be any 16-bit memory location.
mul( mem <sub>32</sub> );	edx:eax := eax * $mem_{32}$ $mem_{32}$ may be any 32-bit memory location.

Table A-62: Gas Syntax for mul

Instruction	Description
mulb reg <sub>8</sub>	ax := al * reg <sub>8</sub> reg <sub>8</sub> may be any 8-bit general-purpose register.
$\operatorname{mulw} \operatorname{reg}_{16}$	dx:ax := ax * reg <sub>16</sub> reg <sub>16</sub> may be any 16-bit general-purpose register.
mull reg <sub>32</sub>	edx:eax := eax * reg <sub>32</sub> reg <sub>32</sub> may be any 32-bit general-purpose register.
mulq reg <sub>64</sub>	rdx:rax := rax * reg <sub>64</sub> reg <sub>64</sub> may be any 64-bit general-purpose register.
mulb mem <sub>8</sub>	ax := al * $mem_8$ may be any 8-bit memory location.
mulw mem <sub>16</sub>	$dx:ax := ax * mem_{16}$ $mem_{16}$ may be any 16-bit memory location.
mull mem <sub>32</sub>	edx:eax := eax * $mem_{32}$ $mem_{32}$ may be any 32-bit memory location.
mulq mem <sub>64</sub>	rdx:rax := rax * mem <sub>64</sub> mem <sub>64</sub> may be any 64-bit memory location.

Table A-63: MASM Syntax for mul

Instruction	Description
mul reg <sub>8</sub>	ax := a1 * reg <sub>8</sub> reg <sub>8</sub> may be any 8-bit general-purpose register.
mul reg <sub>16</sub>	dx:ax := ax * reg <sub>16</sub> reg <sub>16</sub> may be any 16-bit general-purpose register.
mul reg <sub>32</sub>	edx:eax := eax * reg <sub>32</sub> reg <sub>32</sub> may be any 32-bit general-purpose register.
mul reg <sub>64</sub>	rdx:rax := rax * reg <sub>64</sub> reg <sub>64</sub> may be any 64-bit general-purpose register.
mul mem <sub>8</sub>	ax := al * $mem_8$ $mem_8$ may be any 8-bit memory location.
mul mem <sub>16</sub>	$dx:ax := ax * mem_{16}$ $mem_{16}$ may be any 16-bit memory location.
mul mem <sub>32</sub>	edx:eax := eax * mem <sub>32</sub> mem <sub>32</sub> may be any 32-bit memory location.
mul mem <sub>64</sub>	rdx:rax := rax * mem <sub>64</sub> mem <sub>64</sub> may be any 64-bit memory location.

Table A-64: EFLAGS Settings for mul

Flag	Setting
Carry	Set if unsigned overflow occurs.
Overflow	Set if unsigned overflow occurs.
Sign	Scrambled by the mul instruction.
Zero	Scrambled by the mul instruction.

# **A.20** neg

The neg (negate) instruction requires a single operand. The CPU takes the two's complement of this operand (that is, it negates the value). This instruction also sets several flags in the EFLAGS register, based on the result.

Table A-65: HLA Syntax for neg

Instruction	Description
neg( reg );	reg := -reg reg may be any 8-bit, 16-bit, or 32-bit general-purpose register.
neg( mem );	mem := -mem mem may be any 8-bit, 16-bit, or 32-bit memory variable.

Table A-66: Gas Syntax for neg

Instruction	Description
$\begin{array}{l} \operatorname{negb} reg_8 \\ \operatorname{negw} reg_{16} \\ \operatorname{negl} reg_{32} \\ \operatorname{negq} reg_{64} \end{array}$	reg <sub>n</sub> := -reg <sub>n</sub> reg <sub>n</sub> may be any 8-bit, 16-bit, 32-bit, or 64-bit general- purpose register, as appropriate for the suffix.
$\begin{array}{l} \operatorname{negb} \ \mathit{mem}_8 \\ \operatorname{negw} \ \mathit{mem}_{16} \\ \operatorname{negl} \ \mathit{mem}_{32} \\ \operatorname{negq} \ \mathit{mem}_{32} \end{array}$	$mem_n := -mem_n$ $mem_n$ may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable, as appropriate for the suffix.

Table A-67: MASM Syntax for neg

Instruction	Description
neg reg	reg := -reg reg may be any 8-bit, 16-bit, 32-bit, or 64-bit general- purpose register.
neg mem	mem := -mem mem may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable.

Table A-68: EFLAGS Settings for neg

Flag	Setting
Carry	Set if there is an unsigned overflow.
Overflow	Set if the original value was the smallest negative value (which cannot be negated in the two's complement system).
Sign	Set negation produces a 1 in the HO bit position.
Zero	Set if negation produces 0 (that is, the value was originally 0).

## A.21 not

The not instruction requires a single operand. The CPU inverts all the bits in this operand. This instruction also sets several flags in the EFLAGS register, based on the result.

Table A-69: HLA Syntax for not

Instruction	Description
<pre>not( reg );</pre>	reg := not reg reg may be any 8-bit, 16-bit, or 32-bit general-purpose register.
<pre>not( mem );</pre>	mem := not mem mem may be any 8-bit, 16-bit, or 32-bit memory variable.

Table A-70: Gas Syntax for not

Instruction	Description
$\begin{array}{l} \text{notb } reg_8 \\ \text{notw } reg_{16} \\ \text{not1 } reg_{32} \\ \text{notq } reg_{64} \end{array}$	$reg_n$ := not $reg_n$ $reg_n$ may be any 8-bit, 16-bit, 32-bit, or 64-bit general- purpose register, as appropriate for the suffix.
$\begin{array}{l} \text{notb } \textit{mem}_8 \\ \text{notw } \textit{mem}_{16} \\ \text{notl } \textit{mem}_{32} \\ \text{notq } \textit{mem}_{64} \end{array}$	$mem_n := not mem_n$ $mem_n$ may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable, as appropriate for the suffix.

Table A-71: MASM Syntax for not

Instruction	Description
not reg	reg := not reg reg may be any 8-bit, 16-bit, 32-bit, or 64-bit general- purpose register.
not mem	mem := not mem mem may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable.

Table A-72: EFLAGS Settings for not

Flag	Setting
Carry	Always cleared.
Overflow	Always cleared.
Sign	Set if logical not produces a 1 in the HO bit position.
Zero	Set if logical not produces 0 (that is, the value was originally all 1 bits).

## **A.22** or

The or instruction requires two operands: a source and a destination. It computes the bitwise logical OR of these two operands' values and stores the result into the destination operand. It also sets several flags in the EFLAGS register, based on the result of the bitwise result.

Table A-73: HLA Syntax for or

Instruction	Description
<pre>or( constant, destreg );</pre>	destreg := destreg OR constant destreg may be any 8-bit, 16-bit, or 32-bit general- purpose register.
or( constant, destmem );	destmem := destmem OR constant destmem may be any 8-bit, 16-bit, or 32-bit memory variable.
or( srcreg, destreg );	destreg := destreg OR srcreg destreg and srcreg may be any 8-bit, 16-bit, or 32-bit general-purpose registers, though they must both be the same size.
or( srcmem, destreg );	destreg := destreg OR srcmem destreg may be any 8-bit, 16-bit, or 32-bit general- purpose register; srcmem can be any like-sized memory location.
or( srcreg, destmem );	destmem := destmem OR srcreg srcreg may be any 8-bit, 16-bit, or 32-bit general- purpose register; destmem can be any like-sized memory location.

Table A-74: Gas Syntax for or

Instruction	Description
orb constant, destreg <sub>8</sub>	destreg <sub>n</sub> := destreg <sub>n</sub> OR constant
orw constant, destreg <sub>16</sub>	destreg <sub>n</sub> may be any 8-bit, 16-bit, or 32-bit general-
orl constant, destreg <sub>32</sub>	purpose register, as appropriate for the suffix.
orb constant, destmem <sub>8</sub> orw constant, destmem <sub>16</sub> orl constant, destmem <sub>32</sub>	$destmem_n := destmem_n \ OR \ constant$ $destmem_n \ may \ be \ any \ 8-bit, \ 16-bit, \ or \ 32-bit \ memory \ variable, \ as \ appropriate for the suffix.$
orb srcreg <sub>8</sub> , destreg <sub>8</sub>	destreg <sub>n</sub> := destreg <sub>n</sub> OR srcreg <sub>n</sub>
orw srcreg <sub>16</sub> , destreg <sub>16</sub>	destreg <sub>n</sub> and srcreg <sub>n</sub> may be any 8-bit, 16-bit, 32-bit,
orl srcreg <sub>32</sub> , destreg <sub>32</sub>	or 64-bit general-purpose registers, as specified by
orq srcreg <sub>64</sub> , destreg <sub>64</sub>	the suffix.

Table A-74: Gas Syntax for or (continued)

Instruction	Description
orb srcmem <sub>8</sub> , destreg <sub>8</sub> orw srcmem <sub>16</sub> , destreg <sub>16</sub> orl srcmem <sub>32</sub> , destreg <sub>32</sub> org srcmem <sub>64</sub> , destreg <sub>64</sub>	destreg <sub>n</sub> := destreg <sub>n</sub> OR srcmem <sub>n</sub> destreg <sub>n</sub> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, according to the suffix; srcmem <sub>n</sub> can be any like-sized memory location.
orb srcreg <sub>8</sub> , destmem <sub>8</sub> orw srcreg <sub>16</sub> , destmem <sub>16</sub> orl srcreg <sub>32</sub> , destmem <sub>32</sub> orq srcreg <sub>64</sub> , destmem <sub>64</sub>	destmem <sub>n</sub> := destmem <sub>n</sub> OR srcreg <sub>n</sub> srcreg <sub>n</sub> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, as specified by the suffix; destmem <sub>n</sub> can be any like-sized memory location.

Table A-75: MASM Syntax for or

Instruction	Description
or destreg, constant	destreg := destreg OR constant destreg may be any 8-bit, 16-bit, or 32-bit general- purpose register.
or destmem, constant	destmem := destmem OR constant destmem may be any 8-bit, 16-bit, or 32-bit memory variable.
or destreg, srcreg	destreg := destreg OR srcreg destreg and srcreg may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose registers, though they must both be the same size.
or destreg, srcmem	destreg := destreg OR srcmem destreg may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, srcmem can be any like-sized memory location.
or destmem, srcreg	destmem := destmem OR srcreg srcreg may be any 8-bit, 16-bit, 32-bit, or 64-bit general- purpose register; destmem can be any like-sized memory location.

Table A-76: EFLAGS Settings for or

Flag	Setting
Carry	Always clear.
Overflow	Always clear.
Sign	Set if the result has a 1 in its HO bit position.
Zero	Set if the result is 0.

# A.23 push, pushfd, pushd, pushq, and pushw

The push instruction pushes data onto the 80x86 *hardware stack*, a region in memory that is addressed by the 80x86 ESP (x86) or RSP (x86-64) register. push requires a single 16-bit, 32-bit, or 64-bit register, memory, or constant operand and does the following:

1. Subtract the size of the operand in bytes (2, 4, or 8) from the ESP/RSP.

Store a copy of the operand's value at the memory location now referenced by ESP/RSP.

The pushfd instruction pushes a copy of the 80x86 EFLAGS register onto the stack (4 bytes) or RFLAGS register (8 bytes). Often, you'll see the instructions pushd and pushw in assembly code. They are used to push doubleword or word constants (respectively) onto the stack.

None of these instructions affects any flags in the EFLAGS register.

Table A-77: HLA Syntax for push, pushfd, pushw, and pushd

Instruction	Description
<pre>push( constant ); pushd( constant );</pre>	Pushes a 32-bit value onto the stack.
<pre>pushw( constant );</pre>	Pushes a 16-bit constant onto the stack.
<pre>push( srcreg );</pre>	Pushes a register onto the stack. srcreg must be a 16-bit or 32-bit general-purpose register.
<pre>push( srcmem );</pre>	Pushes the contents of a memory location onto the stack. srcmem must be a 16-bit or 32-bit memory variable.
<pre>pushfd();</pre>	Pushes a copy of the EFLAGS register onto the stack.

Table A-78: Gas Syntax for pushf1, pushfq, push1, pushq, and pushw

Instruction	Description
pushw constant	Pushes a 16-bit value onto the stack.
pushl constant	Pushes a 32-bit constant onto the stack.
pushw srcreg <sub>16</sub> pushl srcreg <sub>32</sub> pushq srcreg <sub>64</sub>	Pushes a register onto the stack. srcreg <sub>n</sub> must be a 16-bit, 32-bit, or 64-bit general-purpose register, as appropriate for the instruction.
pushw srcmem <sub>16</sub> pushl srcmem <sub>32</sub> pushq srcmem <sub>64</sub>	Pushes the contents of a memory location onto the stack. srcmem, must be a 16-bit, 32-bit, or 64-bit memory variable, as appropriate for the instruction.
pushfl pushfq	Pushes a copy of the EFLAGS (pushf1) or RFLAGS (pushfq) register onto the stack.

Table A-79: MASM Syntax for push, pushfd, pushfq, pushw, and pushd

Instruction	Description
pushd constant	Pushes a 32-bit value onto the stack.
pushw constant	Pushes a 16-bit constant onto the stack.
push srcreg	Pushes a register onto the stack. srcreg must be a 16-bit, 32-bit, or 64-bit general-purpose register.
push srcmem	Pushes the contents of a memory location onto the stack. srcmem must be a 16-bit, 32-bit, or 64-bit memory variable.
pushfd pushfq	Pushes a copy of the EFLAGS (pushfd) or RFLAGS (pushfq) register onto the stack.

# A.24 pop and popfd

The pop instruction removes data pushed onto the 80x86 hardware stack (see the previous section for details on the stack). pop requires a single 16-bit, 32-bit, or 64-bit register or memory operand and does the following:

- 1. Fetch a copy of the word or double word (depending on pop's operand size) from the memory location pointed at by ESP/RSP and move this data to the location specified by the operand.
- 2. Add the size of the operand in bytes (2, 4, or 8) to the ESP/RSP register.

The popfd instruction pops the double word on the stack into the 80x86 EFLAGS register.

The pop instruction does not affect any flags in the EFLAGS register; however, popfd replaces all the flags with the value read from the stack.

Table A-80: HLA Syntax for pop and popfd

Instruction	Description
<pre>pop( destreg );</pre>	Pops a value from the stack into a register.  destreg must be a 16-bit or 32-bit general-purpose register.
<pre>pop( destmem );</pre>	Pops a value from the stack into a memory variable. destmem must be a 16-bit or 32-bit memory variable.
<pre>popfd();</pre>	Pops the double word on the stack into the EFLAGS register.

Table A-81: Gas Syntax for pop and popfd

Instruction	Description
popw destreg <sub>16</sub> popl destreg <sub>32</sub> popq destreg <sub>64</sub>	Pops a value from the stack into a register. destreg, must be a 16-bit, 32-bit, or 64-bit general- purpose register, as appropriate for the instruction.
popw destmem <sub>16</sub> popl destmem <sub>32</sub> popq destmem <sub>64</sub>	Pops a value from the stack into a memory variable. destmem, must be a 16-bit, 32-bit, or 64-bit memory variable, as appropriate for the instruction.
popfl popfq	Pops the EFLAGS (popf1) or RFLAGS (popfq) register from the stack.

Table A-82: MASM Syntax for pop and popfd

Instruction	Description
pop destreg	Pops a value from the stack into a register.  destreg must be a 16-bit or 32-bit general-purpose register.
pop destmem	Pops a value from the stack into a memory variable. destmem must be a 16-bit or 32-bit memory variable.
popfd popfq	Pops the double word on the stack into the EFLAGS register (popfd) or the quad word on the stack into the RFLAGS register (popfq).

Table A-83: EFLAGS Settings for popfd

Flag	Setting
Carry	Set according to the value popped from the stack.
Overflow	Set according to the value popped from the stack.
Sign	Set according to the value popped from the stack.
Zero	Set according to the value popped from the stack.

#### A.25 ret

The ret instruction returns control from a subroutine. There are two forms of this instruction—one with no operand and one with a single constant operand. Both forms pop an address from the stack and transfer control to the location specified by this *return address*. This is generally an address pushed onto the stack by a call instruction. The ret instruction with a 16-bit constant operand also zero-extends the value to 32/64 bits and adds it to the ESP/RSP register (after popping the return address from the stack). This form automatically removes parameters passed on the stack by the calling code. These two instructions do not affect any flags in the EFLAGS register.

Table A-84: HLA Syntax for ret

Instruction	Description
ret();	Pops a return address from the stack and transfers control to that return address.
ret( constant <sub>16</sub> );	Pops a return address from the stack, adds the <i>constant</i> operand's value to the ESP register, and then transfers control to the return address.

Table A-85: Gas Syntax for ret

Instruction	Description
ret	Pops a return address from the stack and transfers control to that return address.
ret constant <sub>16</sub>	Pops a return address from the stack, adds the <i>constant</i> operand's value to the ESP/RSP register, and then transfers control to the return address.

Table A-86: MASM Syntax for ret

Instruction	Description
ret	Pops a return address from the stack and transfers control to that return address.
ret constant <sub>16</sub>	Pops a return address from the stack, adds the <i>constant</i> operand's value to the ESP/RSP register, and then transfers control to the return address.

# A.26 sar, shr, shl

The sar, shr, and shl instructions require two operands: a count and a destination. These instructions *shift* the destination operand count bits to the left or right (depending on the instruction).

The sar (*shift arithmetic right*) instruction copies all the bits in the destination operand from HO bit positions to LO bit positions, the number of positions specified by the count operand. The last bit shifted out of the LO bit position is shifted into the carry flag. The HO bit is unaffected by the sar instruction.

The shr (*shift right*, or *shift logical right*) instruction copies all the bits in the destination operand from HO bit positions to LO bit positions by the number of positions specified by the count operand. The last bit shifted out of the LO bit position is shifted into the carry flag. This instruction shifts a 0 into the HO bit position after each bit shift occurs.

The shl (*shift left*, or *shift logical left*) instruction copies all the bits in the destination operand from LO bit positions to HO bit positions by the number of positions specified by the count operand. The last bit shifted out of the HO bit position is shifted into the carry flag. This instruction shifts a 0 into the LO bit position after each shift operation.

The count operand can either be an immediate constant or the CL register.

Table A-87: HLA Syntax for shl, shr, and sar

Instruction	Description
<pre>shl( constant, destreg );</pre>	destreg := destreg SHL constant destreg may be any 8-bit, 16-bit, or 32-bit general- purpose register.
<pre>shl( constant, destmem );</pre>	destmem := destmem SHL constant destmem may be any 8-bit, 16-bit, or 32-bit memory variable.
<pre>shl( c1, destreg );</pre>	destreg := destreg SHL c1 destreg may be any 8-bit, 16-bit, or 32-bit general- purpose register.
<pre>shl( c1, destmem );</pre>	destmem := destmem SHL c1 destmem may be any 8-bit, 16-bit, or 32-bit memory variable.
<pre>shr( constant, destreg );</pre>	destreg := destreg SHR constant destreg may be any 8-bit, 16-bit, or 32-bit general- purpose register.
<pre>shr( constant, destmem );</pre>	destmem := destmem SHR constant destmem may be any 8-bit, 16-bit, or 32-bit memory variable.
<pre>shr( c1, destreg );</pre>	destreg := destreg SHR c1 destreg may be any 8-bit, 16-bit, or 32-bit general-purpose register.
<pre>shr( c1, destmem );</pre>	destmem := destmem SHR c1 destmem may be any 8-bit, 16-bit, or 32-bit memory variable. (continued)

Table A-87: HLA Syntax for shl, shr, and sar (continued)

Instruction	Description
<pre>sar( constant, destreg );</pre>	destreg := destreg SAR constant destreg may be any 8-bit, 16-bit, or 32-bit general- purpose register.
<pre>sar( constant, destmem );</pre>	destmem := destmem SAR constant destmem may be any 8-bit, 16-bit, or 32-bit memory variable.
<pre>sar( cl, destreg );</pre>	destreg := destreg SAR c1 destreg may be any 8-bit, 16-bit, or 32-bit general- purpose register.
<pre>sar( c1, destmem );</pre>	destmem := destmem SAR c1 destmem may be any 8-bit, 16-bit, or 32-bit memory variable.

Table A-88: Gas Syntax for sh1, sar, and shr

, , , , , , , , , , , , , , , , , , ,		
Instruction	Description	
shlb constant, destreg <sub>8</sub> shlw constant, destreg <sub>16</sub> shll constant, destreg <sub>32</sub> shlq constant, destreg <sub>64</sub>	$destreg_n := destreg_n$ SHL $constant$ $destreg_n$ may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, as appropriate for the instruction.	
shlb constant, $destmem_8$ shlw constant, $destmem_{16}$ shll constant, $destmem_{32}$ shlq constant, $destmem_{64}$	$destmem_n := destmem_n$ SHL $constant$ $destmem_n$ may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable, as appropriate for the instruction.	
shlb %cl, destreg <sub>8</sub> shlw %cl, destreg <sub>16</sub> shll %cl, destreg <sub>32</sub> shlq %cl, destreg <sub>64</sub>	$destreg_n := destreg_n SHL \ c1$ $destreg_n $ may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, as appropriate for the instruction.	
shlb %c1, destmem <sub>8</sub> shlw %c1, destmem <sub>16</sub> shll %c1, destmem <sub>32</sub> shlq %c1, destmem <sub>64</sub>	$destmem_n := destmem_n SHL c1$ $destmem_n$ may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable, as appropriate for the instruction.	
shrb constant, destreg <sub>8</sub> shrw constant, destreg <sub>16</sub> shrl constant, destreg <sub>32</sub> shrq constant, destreg <sub>64</sub>	$destreg_n := destreg_n$ SHR $constant$ $destreg_n$ may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, as appropriate for the instruction.	
shrb constant, destmem <sub>8</sub> shrw constant, destmem <sub>16</sub> shrl constant, destmem <sub>32</sub> shrq constant, destmem <sub>64</sub>	$destmem_n := destmem_n$ SHR $constant$ $destmem_n$ may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable, as appropriate for the instruction.	
shrb %cl, destreg <sub>8</sub> shrw %cl, destreg <sub>16</sub> shrl %cl, destreg <sub>32</sub> shrq %cl, destreg <sub>64</sub>	$destreg_n := destreg_n$ SHR $c1$ $destreg_n$ may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, as appropriate for the instruction.	
shrb %cl, destmem <sub>8</sub> shrw %cl, destmem <sub>16</sub> shrl %cl, destmem <sub>32</sub> shrq %cl, destmem <sub>64</sub>	$destmem_n := destmem_n SHR \ c1$ $destmem_n$ may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable, as appropriate for the instruction.	

Table A-88: Gas Syntax for shl, sar, and shr (continued)

Instruction	Description
sarb constant, destreg <sub>8</sub> sarw constant, destreg <sub>16</sub> sarl constant, destreg <sub>32</sub> sarq constant, destreg <sub>64</sub>	destreg <sub>n</sub> := destreg <sub>n</sub> SAR constant destreg <sub>n</sub> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, as appropriate for the instruction.
sarb constant, destmem <sub>8</sub> sarw constant, destmem <sub>16</sub> sarl constant, destmem <sub>32</sub> sarq constant, destmem <sub>64</sub>	$destmem_n := destmem_n$ SAR constant $destmem_n$ may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable, as appropriate for the instruction.
<pre>sarb %c1, destreg<sub>8</sub> sarw %c1, destreg<sub>16</sub> sarl %c1, destreg<sub>32</sub> sarq %c1, destreg<sub>64</sub></pre>	$destreg_n := destreg_n$ SAR $c1$ $destreg_n$ may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, as appropriate for the instruction.
<pre>sarb %c1, destmem<sub>8</sub> sarlw %c1, destmem<sub>16</sub> sarl %c1, destmem<sub>32</sub> sarq %c1, destmem<sub>64</sub></pre>	$destmem_n := destmem_n SAR c1$ $destmem_n$ may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable, as appropriate for the instruction.

Table A-89: MASM Syntax for sh1, sar, and shr

Instruction	Description
shl destreg, constant	destreg := destreg SHL constant destreg may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register.
shl destmem, constant	destmem := destmem SHL constant destmem may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable.
shl destreg, cl	destreg := destreg SHL c1 destreg may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register.
shl destmem, cl	destmem := destmem SHL c1 destmem may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable.
shr destreg, constant	destreg := destreg SHR constant destreg may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register.
shr destmem, constant	destmem := destmem SHR constant destmem may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable.
shr destreg, cl	destreg := destreg SHR c1 destreg may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register.
shr destmem, cl	destmem := destmem SHR c1 destmem may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable.
sar destreg, constant	destreg := destreg SAR constant destreg may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register.

Table A-89: MASM Syntax for shl, sar, and shr (continued)

Instruction	Description
sar destmem, constant	destmem := destmem SAR constant destmem may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable.
sar destreg, cl	destreg := destreg SAR c1 destreg may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register.
sar destmem, cl	destmem := destmem SAR c1 destmem may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable.

Table A-90: EFLAGS Settings for sh1, sar, and shr

Flag	Setting
Carry	Contains the last bit shifted out of the LO bit position (shr, sar) or the HO bit position (sh1).
Overflow	Set if the HO two bits change their values during the shift.
Sign	Set if the result has a 1 in its HO bit position.
Zero	Set if the result is 0.

### A.27 Conditional Set Instructions

The 80x86 supports a wide variety of conditional set (scc) instructions that set an 8-bit register or memory location to 0 or 1 based upon tests on the EFLAGS register. These instructions allow the CPU to set the Boolean variables true or false based on conditions computed by instructions, such as cmp, that affect the EFLAGS register. Note, however, that these instructions do not themselves modify the EFLAGS register.

Table A-91: Conditional Set Instructions

Instruction	Description
HLA: seta( reg <sub>8</sub> ); seta( mem <sub>8</sub> );  MASM/Gas: seta reg <sub>8</sub> seta mem <sub>8</sub>	Unsigned conditional set if above (carry = 0 and zero = 0). Stores a 1 in the destination operand if the result of the previous comparison found the first operand to be greater than the second using an unsigned comparison. Stores a 0 into the destination operand otherwise.
HLA: setae( reg <sub>8</sub> ); setae( mem <sub>8</sub> );	Unsigned conditional set if above or equal (carry = 0). See seta for details.
MASM/Gas: setae <i>reg</i> <sub>8</sub> setae <i>mem</i> <sub>8</sub>	

Table A-91: Conditional Set Instructions (continued)

Instruction	Description
HLA: setb( reg <sub>8</sub> ); setb( mem <sub>8</sub> );	Unsigned conditional set if below (carry = 1). See seta for details.
MASM/Gas: setb reg <sub>8</sub> setb mem <sub>8</sub>	
HLA: setbe( reg <sub>8</sub> ); setbe( mem <sub>8</sub> );	Unsigned conditional set if below or equal (carry = 1 or zero = 1). See seta for details.
MASM/Gas: setbe reg <sub>8</sub> setbe mem <sub>8</sub>	
HLA: setc( reg <sub>8</sub> ); setc( mem <sub>8</sub> );	Conditional set if carry set (carry = 1). See seta for details.
MASM/Gas: setc reg <sub>8</sub> setc mem <sub>8</sub>	
HLA: sete( reg <sub>8</sub> ); sete( mem <sub>8</sub> );	Conditional set if equal (zero = 1). See seta for details.
MASM/Gas: sete reg <sub>8</sub> sete mem <sub>8</sub>	
HLA: setg( reg <sub>8</sub> ); setg( mem <sub>8</sub> );	Signed conditional set if greater (sign = overflow and zero=0). See seta for details.
MASM/Gas: setg reg <sub>8</sub> setg mem <sub>8</sub>	
HLA: setge( reg <sub>8</sub> ); setge( mem <sub>8</sub> );	Signed conditional set if greater or equal (sign = overflow or zero = 1). See seta for details.
MASM/Gas: setge reg <sub>8</sub> setge mem <sub>8</sub>	
HLA: setl( reg <sub>8</sub> ); setl( mem <sub>8</sub> );	Signed conditional set if less than (sign <> overflow). See seta for details.
MASM/Gas: setl reg <sub>8</sub> setl mem <sub>8</sub>	

Table A-91: Conditional Set Instructions (continued)

Instruction	Description
HLA: setle( reg <sub>8</sub> ); setle( mem <sub>8</sub> );	Signed conditional set if less than or equal (sign <> overflow or zero = 1). See seta for details.
MASM/Gas: setle <i>reg</i> <sub>8</sub> setle <i>mem</i> <sub>8</sub>	
HLA: setna( reg <sub>8</sub> ); setna( mem <sub>8</sub> );	Unsigned conditional set if not above (carry = 1 or zero = 1). See seta for details.
MASM/Gas: setna reg <sub>8</sub> setna mem <sub>8</sub>	
<pre>HLA: setnae( reg<sub>8</sub> ); setnae( mem<sub>8</sub> );</pre>	Unsigned conditional set if not above or equal (carry = 1). See seta for details.
MASM/Gas: setnae reg <sub>8</sub> setnae mem <sub>8</sub>	
<pre>HLA: setnb( reg<sub>8</sub> ); setnb( mem<sub>8</sub> );</pre>	Unsigned conditional set if not below (carry = 0). See seta for details.
MASM/Gas: setnb reg <sub>8</sub> setnb mem <sub>8</sub>	
<pre>HLA: setnbe( reg<sub>8</sub> ); setnbe( mem<sub>8</sub> );</pre>	Unsigned conditional set if not below or equal (carry = 0 and zero = 0). See seta for details.
MASM/Gas: setnbe reg <sub>8</sub> setnbe mem <sub>8</sub>	
HLA: setnc( reg <sub>8</sub> ); setnc( mem <sub>8</sub> );	Conditional set if carry clear (carry = 0). See seta for details.
MASM/Gas: setnc reg <sub>8</sub> setnc mem <sub>8</sub>	
HLA: setne( reg <sub>8</sub> ); setne( mem <sub>8</sub> );	Conditional set if not equal (zero = 0). See seta for details.
MASM/Gas: setne <i>reg</i> <sub>8</sub> setne <i>mem</i> <sub>8</sub>	
	(continued)

Table A-91: Conditional Set Instructions (continued)

Instruction	Description
HLA: setng( reg <sub>8</sub> ); setng( mem <sub>8</sub> );	Signed conditional set if not greater (sign <> overflow or zero = 1). See seta for details.
MASM/Gas: setng reg <sub>8</sub> setng mem <sub>8</sub>	
HLA: setnge( reg <sub>8</sub> ); setnge( mem <sub>8</sub> );	Signed conditional set if not greater than (sign <> overflow). See seta for details.
MASM/Gas: setnge reg <sub>8</sub> setnge mem <sub>8</sub>	
<pre>HLA: setnl( reg<sub>8</sub> ); setnl( mem<sub>8</sub> );</pre>	Signed conditional set if not less than (sign = overflow or zero = 1). See seta for details.
MASM/Gas: setnl reg <sub>8</sub> setnl mem <sub>8</sub>	
HLA: setnle( reg <sub>8</sub> ); setnle( mem <sub>8</sub> );	Signed conditional set if not less than or equal (sign = overflow and zero = 0). See seta for details.
MASM/Gas: setnle $reg_8$ setnle $mem_8$	
HLA: setno( reg <sub>8</sub> ); setno( mem <sub>8</sub> );	Conditional set if no overflow (overflow = 0). See seta for details.
MASM/Gas: setno reg <sub>8</sub> setno mem <sub>8</sub>	
<pre>HLA: setns( reg<sub>8</sub> ); setns( mem<sub>8</sub> );</pre>	Conditional set if no sign (sign = 0). See seta for details.
MASM/Gas: setns reg <sub>8</sub> setns mem <sub>8</sub>	
HLA: setnz( reg <sub>8</sub> ); setnz( mem <sub>8</sub> );	Conditional set if not 0 (zero = 0). See seta for details.
MASM/Gas: setnz reg <sub>8</sub> setnz mem <sub>8</sub>	

Table A-91: Conditional Set Instructions (continued)

Instruction	Description
HLA: seto( reg <sub>8</sub> ); seto( mem <sub>8</sub> );	Conditional set if overflow (overflow = 1). See seta for details.
MASM/Gas: seto reg <sub>8</sub> seto mem <sub>8</sub>	
HLA: sets( reg <sub>8</sub> ); sets( mem <sub>8</sub> );	Conditional set if sign set (sign = 1). See seta for details.
MASM/Gas: sets reg <sub>8</sub> sets mem <sub>8</sub>	
HLA: setz( reg <sub>8</sub> ); setz( mem <sub>8</sub> );	Conditional set if 0 (zero = 1). See seta for details.
MASM/Gas: setz reg <sub>8</sub> setz mem <sub>8</sub>	

## A.28 stos, stosb, stosd, stosq, stosw

The stos instructions—the *store string* instructions that copy a value in AL, AX, EAX, or RAX into a range of memory locations—do not require any explicit operands. These instructions take two forms: the store string instruction by itself, or a store string instruction with a "repeat" prefix.

Without a repeat prefix, these instructions copy the value in AL (stosb), AX (stosw), EAX (stosd), or RAX (stosq) to the memory location pointed at by EDI (x86) or RDI (x86-64), the destination index register. After copying the data, the CPU either increments or decrements EDI/RDI by the size, in bytes, of the transfer. That is, stosb increments or decrements EDI/RDI by 1, stosw increments or decrements EDI/RDI by 2, stosd increments or decrements EDI/RDI by 4, and stosq increments or decrements RDI by 8. These instructions determine whether to increment or decrement EDI/RDI based on the value of the *direction flag* in the EFLAGS register. If the direction flag is clear, the store string instructions increments EDI/RDI; if the direction flag is set, the store string instruction decrements EDI/RDI.

If the repeat prefix is attached to one of these store string instructions, then the CPU repeats the store operation the number of times specified by the ECX (x86) or RCX (x86-64) register. Compilers typically use this instruction to clear out a block of bytes in memory (that is, set the block of bytes to all 0s).

These instructions do not affect any flags.

Table A-92: HLA Syntax for stosb, stosd, and stosw

Instruction	Description
<pre>stosb(); stosw(); stosd();</pre>	[edi] := AL [edi] := AX [edi] := EAX Copies the byte, word, or double word held in AL/AX/ EAX to the memory location pointed at by EDI. After moving the data, these instructions increment EDI by 1, 2, or 4 if the direction flag is clear; they decrement EDI by 1, 2, or 4 if the direction flag is set.
<pre>rep.stosb(); rep.stosw(); rep.stosd();</pre>	[edi][edi+ecx-1] := AL/AX/EAX Copies the value in AL, AX, or EAX to a block of ECX bytes, words, or double words in memory, where EDI points. Increments or decrements EDI after each movement by the size of the data moved, based on the value of the direction flag.

Table A-93: Gas Syntax for stosb, stosl, and stosw

Instruction	Description
stosb stosw stosl stosq	[edi] := AL // RDI on x86-64 [edi] := AX // RDI on x86-64 [edi] := EAX // RDI on x86-64 [rdi] := RAX // RDI only on x86-64 [rdi] := RAX // RDI only on x86-64 Copies the byte, word, double word, or quad word held in AL/AX/EAX/RAX to the memory location pointed at by EDI/RDI. After moving the data, these instructions increment EDI/RDI by 1, 2, 4, or 8 if the direction flag is clear; they decrement EDI/RDI by 1, 2, 4, or 8 if the direction flag is set.
rep movsb rep movsw rep movsd rep movsq	[edi][edi+ecx-1] := AL/AX/EAX on x86 [rdi][rdi+rcx-1] := AL/AX/EAX/RAX on x86-64 Copies the value in AL, AX, EAX, or RAX to a block of ECX (x86) or RCX (x86-64) bytes, words, double words, or quad words in memory, where EDI/RDI points. Increments or decrements EDI/RDI after each movement by the size of the data moved, based on the value of the direction flag.

Table A-94: MASM Syntax for stosb, stosd, stosq, and stosw

Instruction	Description
stosb stosw stosd stosq	<pre>[edi] := AL // RDI on x86-64 [edi] := AX // RDI on x86-64 [edi] := EAX // RDI on x64-64 [rdi] := RAX // RDI only on x86-64 Copies the byte, word, or double word held in AL/AX/EAX to the memory location pointed at by EDI. After moving the data, these instructions increment EDI by 1, 2, or 4 if the direction flag is clear; they decrement EDI by 1, 2, or 4 if the direction flag is set.</pre>

Table A-94: MASM Syntax for stosb, stosd, and stosw (continued)

Instruction	Description
rep stosb rep stosw rep stosd rep stosq	[edi][edi+ecx-1] := AL/AX/EAX [rdi][rdi+ecx-1] := AL/AX/EAX/RAX (x86-64 only) Copies the value in AL, AX, or EAX to a block of ECX bytes (RCX on x86-64), words, double words, or quad words in memory, where EDI/RDI points. Increments or decrements EDI/RDI after each movement by the size of the data moved, based on the value of the direction flag.

#### A.29 sub

The sub instruction requires two operands: a source and a destination. It computes the difference of the values of these two operands and stores the difference back into the destination operand. It also sets several flags in the EFLAGS register, based on the result of the subtraction operation (note that sub affects the flags exactly the same way as the cmp instruction).

Table A-95: HLA Syntax for sub

Instruction	Description
<pre>sub( constant, destreg );</pre>	destreg := destreg - constant destreg may be any 8-bit, 16-bit, or 32-bit general- purpose register.
<pre>sub( constant, destmem );</pre>	destmem := destmem - constant destmem may be any 8-bit, 16-bit, or 32-bit memory variable.
<pre>sub( srcreg, destreg );</pre>	destreg := destreg - srcreg destreg and srcreg may be any 8-bit, 16-bit, or 32-bit general-purpose registers, though they must both be the same size.
<pre>sub( srcmem, destreg );</pre>	destreg := destreg - srcmem destreg may be any 8-bit, 16-bit, or 32-bit general- purpose register; srcmem can be any like-sized memory location.
<pre>sub( srcreg, destmem );</pre>	destmem := destmem - srcreg srcreg may be any 8-bit, 16-bit, or 32-bit general- purpose register; destmem can be any like-sized memory location.

Table A-96: Gas Syntax for sub

Instruction	Description
subb constant, destreg <sub>8</sub> subw constant, destreg <sub>16</sub> subl constant, destreg <sub>32</sub>	$destreg_n := destreg_n - constant$ $destreg_n$ may be any 8-bit, 16-bit, or 32-bit general- purpose register, as appropriate for the suffix.
subb constant, destmem <sub>8</sub> subw constant, destmem <sub>16</sub> subl constant, destmem <sub>32</sub>	$destmem_n := destmem_n - constant$ $destmem_n$ may be any 8-bit, 16-bit, or 32-bit memory variable, as appropriate for the suffix.
	/aantinadl

Table A-96: Gas Syntax for sub (continued)

Instruction	Description
subb srcreg <sub>8</sub> , destreg <sub>8</sub>	$destreg_n := destreg_n - srcreg_n$
subw srcreg <sub>16</sub> , destreg <sub>16</sub>	$destreg_n$ and $srcreg_n$ may be any 8-bit, 16-bit, 32-bit,
subl srcreg <sub>32</sub> , destreg <sub>32</sub>	or 64-bit general-purpose registers, as specified by the
subq srcreg <sub>64</sub> , destreg <sub>64</sub>	suffix.
subb srcmem <sub>8</sub> , destreg <sub>8</sub>	destreg <sub>n</sub> := destreg <sub>n</sub> - srcmem <sub>n</sub>
subw srcmem <sub>16</sub> , destreg <sub>16</sub>	destreg <sub>n</sub> may be any 8-bit, 16-bit, 32-bit, or 64-bit
subl srcmem <sub>32</sub> , destreg <sub>32</sub>	general-purpose register, according to the suffix; $srcmem_n$
subq srcmem <sub>64</sub> , destreg <sub>64</sub>	can be any like-sized memory location.
subb srcreg <sub>8</sub> , destmem <sub>8</sub>	destmem <sub>n</sub> := destmem <sub>n</sub> - srcreg <sub>n</sub>
subw srcreg <sub>16</sub> , destmem <sub>16</sub>	srcreg <sub>n</sub> may be any 8-bit, 16-bit, 32-bit, or 64-bit
subl srcreg <sub>32</sub> , destmem <sub>32</sub>	general-purpose register, as specified by the suffix;
subq srcreg <sub>64</sub> , destmem <sub>64</sub>	destmem <sub>n</sub> can be any like-sized memory location.

Table A-97: MASM Syntax for sub

Instruction	Description
sub destreg, constant	destreg := destreg - constant destreg may be any 8-bit, 16-bit, or 32-bit general- purpose register.
sub destmem, constant	destmem := destmem - constant destmem may be any 8-bit, 16-bit, or 32-bit memory variable.
sub destreg, srcreg	destreg := destreg - srcreg destreg and srcreg may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose registers, though they must both be the same size.
sub destreg, srcmem	destreg := destreg - srcmem destreg may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, srcmem can be any like-sized memory location.
sub destmem, srcreg	destmem := destmem - srcreg srcreg may be any 8-bit, 16-bit, 32-bit, or 64-bit general- purpose register, destmem can be any like-sized memory location.

Table A-98: EFLAGS Settings for sub

Flag	Setting
Carry	Set if the difference of the two values produces an unsigned overflow.
Overflow	Set if the difference of the two values produces a signed overflow.
Sign	Set if the difference of the two values has a 1 in its HO bit position.
Zero	Set if the difference of the two values is 0.

#### A.30 test

The test instruction requires two operands: a source and a destination. It computes the logical AND of the values of these two operands but only updates the EFLAGS register; it does not store the result of the logical AND operation into either of the two operands. Note that test sets the flags exactly the same way as the and instruction and is often used as an efficient way to test a register to see if it contains 0 (by ANDing that register with itself). It is also often used to test to see if a particular bit in a binary value is set or clear.

**Table A-99:** HLA Syntax for test

Instruction	Description
<pre>test( constant, destreg );</pre>	destreg AND constant (result to EFLAGS) destreg may be any 8-bit, 16-bit, or 32-bit general- purpose register.
<pre>test( constant, destmem );</pre>	destmem – constant (result to EFLAGS) destmem may be any 8-bit, 16-bit, or 32-bit memory variable.
<pre>test( srcreg, destreg );</pre>	destreg – srcreg (result to EFLAGS) destreg and srcreg may be any 8-bit, 16-bit, or 32-bit general-purpose registers, though they must both be the same size.
<pre>test( srcmem, destreg );</pre>	destreg - srcmem (result to EFLAGS) destreg may be any 8-bit, 16-bit, or 32-bit general-purpose register; srcmem can be any like-sized memory location.
<pre>test( srcreg, destmem );</pre>	destmem - srcreg (result to EFLAGS) srcreg may be any 8-bit, 16-bit, or 32-bit general-purpose register; destmem can be any like-sized memory location.

Table A-100: Gas Syntax for test

Instruction	Description
testb constant, destreg <sub>8</sub> testw constant, destreg <sub>16</sub> testl constant, destreg <sub>32</sub>	destreg <sub>n</sub> – constant (result to EFLAGS) destreg <sub>n</sub> may be any 8-bit, 16-bit, or 32-bit general- purpose register, as appropriate for the suffix.
testb constant, destmem <sub>8</sub> testw constant, destmem <sub>16</sub> testl constant, destmem <sub>32</sub>	destmem <sub>n</sub> – constant (result to EFLAGS) destmem <sub>n</sub> may be any 8-bit, 16-bit, or 32-bit memory variable, as appropriate for the suffix.
testb srcreg <sub>8</sub> , destreg <sub>8</sub> testw srcreg <sub>16</sub> , destreg <sub>16</sub> testl srcreg <sub>32</sub> , destreg <sub>32</sub> testq srcreg <sub>64</sub> , destreg <sub>64</sub>	destreg <sub>n</sub> – srcreg <sub>n</sub> (result to EFLAGS) destreg <sub>n</sub> and srcreg <sub>n</sub> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose registers, as specified by the suffix.
testb srcmem <sub>8</sub> , destreg <sub>8</sub> testw srcmem <sub>16</sub> , destreg <sub>16</sub> testl srcmem <sub>32</sub> , destreg <sub>32</sub> testq srcmem <sub>64</sub> , destreg <sub>64</sub>	destreg <sub>n</sub> – srcmem <sub>n</sub> (result to EFLAGS) destreg <sub>n</sub> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, according to the suffix; srcmem <sub>n</sub> can be any like-sized memory location.
testb srcreg <sub>8</sub> , destmem <sub>8</sub> testw srcreg <sub>16</sub> , destmem <sub>16</sub> testl srcreg <sub>32</sub> , destmem <sub>32</sub> testq srcreg <sub>64</sub> , destmem <sub>64</sub>	destmem <sub>n</sub> - srcreg <sub>n</sub> (result to EFLAGS) srcreg <sub>n</sub> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, as specified by the suffix; destmem <sub>n</sub> can be any like-sized memory location.

Table A-101: MASM Syntax for test

Instruction	Description
test destreg, constant	destreg – constant (result to EFLAGS) destreg may be any 8-bit, 16-bit, or 32-bit general- purpose register.
test destmem, constant	destmem – constant (result to EFLAGS) destmem may be any 8-bit, 16-bit, or 32-bit memory variable.
test destreg, srcreg	destreg – srcreg (result to EFLAGS) destreg and srcreg may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose registers, though they must both be the same size.
test destreg, srcmem	destreg - srcmem (result to EFLAGS) destreg may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register; srcmem can be any like-sized memory location.
test destmem, srcreg	destmem - srcreg (result to EFLAGS) srcreg may be any 8-bit, 16-bit, 32-bit, or 64-bit general- purpose register; destmem can be any like-sized memory location.

Table A-102: EFLAGS Settings for test

Flag	Setting
Carry	Cleared
Overflow	Cleared
Sign	Set if the logical AND of the two operands has a 1 in the HO bit position.
Zero	Set if the logical AND of the two operands produces a 0 result.

### A.31 xor

The xor instruction requires two operands: a source and a destination. It computes the exclusive-OR of the values of these two operands and stores the result back into the destination operand. It also sets several flags in the EFLAGS register, based on the result of the exclusive-OR operation.

Table A-103: HLA Syntax for xor

Instruction	Description
<pre>xor( constant, destreg );</pre>	destreg := destreg XOR constant destreg may be any 8-bit, 16-bit, or 32-bit general- purpose register.
<pre>xor( constant, destmem );</pre>	destmem := destmem XOR constant destmem may be any 8-bit, 16-bit, or 32-bit memory variable.

Table A-103: HLA Syntax for xor (continued)

Instruction	Description
<pre>xor( srcreg, destreg );</pre>	destreg := destreg XOR srcreg destreg and srcreg may be any 8-bit, 16-bit, or 32-bit general-purpose registers, though they must both be the same size.
<pre>xor( srcmem, destreg );</pre>	destreg := destreg XOR srcmem destreg may be any 8-bit, 16-bit, or 32-bit general-purpose register; srcmem can be any like-sized memory location.
<pre>xor( srcreg, destmem );</pre>	destmem := destmem XOR srcreg srcreg may be any 8-bit, 16-bit, or 32-bit general-purpose register; destmem can be any like-sized memory location.

Table A-104: Gas Syntax for xor

Instruction	Description
xorb constant, destreg <sub>8</sub>	destreg <sub>n</sub> := destreg <sub>n</sub> XOR constant
xorw constant, destreg <sub>16</sub>	destreg <sub>n</sub> may be any 8-bit, 16-bit, or 32-bit general-
xorl constant, destreg <sub>32</sub>	purpose register, as appropriate for the suffix.
xorb constant, destmem <sub>8</sub> xorw constant, destmem <sub>16</sub> xorl constant, destmem <sub>32</sub>	$destmem_n := destmem_n$ XOR $constant$ $destmem_n$ may be any 8-bit, 16-bit, or 32-bit memory variable, as appropriate for the suffix.
xorb srcreg <sub>8</sub> , destreg <sub>8</sub>	destreg <sub>n</sub> := destreg <sub>n</sub> XOR srcreg <sub>n</sub>
xorw srcreg <sub>16</sub> , destreg <sub>16</sub>	destreg <sub>n</sub> and srcreg <sub>n</sub> may be any 8-bit, 16-bit, 32-bit,
xorl srcreg <sub>32</sub> , destreg <sub>32</sub>	or 64-bit general-purpose registers, as specified by the
xorq srcreg <sub>64</sub> , destreg <sub>64</sub>	suffix.
xorb srcmem <sub>8</sub> , destreg <sub>8</sub>	destreg <sub>n</sub> := destreg <sub>n</sub> XOR srcmem <sub>n</sub>
xorw srcmem <sub>16</sub> , destreg <sub>16</sub>	destreg <sub>n</sub> may be any 8-bit, 16-bit, 32-bit, or 64-bit
xorl srcmem <sub>32</sub> , destreg <sub>32</sub>	general-purpose register, according to the suffix; srcmem <sub>n</sub>
xorq srcmem <sub>64</sub> , destreg <sub>64</sub>	can be any like-sized memory location.
xorb srcreg <sub>8</sub> , destmem <sub>8</sub> xorw srcreg <sub>16</sub> , destmem <sub>16</sub> xorl srcreg <sub>32</sub> , destmem <sub>32</sub> xorq srcreg <sub>64</sub> , destmem <sub>64</sub>	destmem <sub>n</sub> := destmem <sub>n</sub> XOR srcreg <sub>n</sub> srcreg <sub>n</sub> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, as specified by the suffix; destmem <sub>n</sub> can be any like-sized memory location.

Table A-105: MASM Syntax for xor

Instruction	Description
xor destreg, constant	destreg := destreg XOR constant destreg may be any 8-bit, 16-bit, or 32-bit general- purpose register.
xor destmem, constant	destmem := destmem XOR constant destmem may be any 8-bit, 16-bit, or 32-bit memory variable.
xor destreg, srcreg	destreg := destreg XOR srcreg destreg and srcreg may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose registers, though they must both be the same size.

Table A-105: MASM Syntax for xor (continued)

Instruction	Description
xor destreg, srcmem	destreg := destreg XOR srcmem destreg may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register; srcmem can be any like-sized memory location.
xor destmem, srcreg	destmem := destmem XOR srcreg srcreg may be any 8-bit, 16-bit, 32-bit, or 64-bit general- purpose register; destmem can be any like-sized memory location.

Table A-106: EFLAGS Settings for xor

Flag	Setting
Carry	Cleared
Overflow	Cleared
Sign	Set if the logical XOR of the two operands has a 1 in the HO bit position.
Zero	Set if the logical XOR of the two operands produces a 0 result.