


# 8-BIT PARALLEL-TO-SERIAL SHIFT REGISTER

The SN54/74LS165 is an 8-bit parallel load or serial-in register with complementary outputs available from the <u>last</u> stage. Parallel inputing occurs asynchronously when the Parallel Load (PL) input is LOW. With PL HIGH, serial shifting occurs on the rising edge of the clock; new data enters via the Serial Data (DS) input. The 2-input OR clock can be used to combine two independent clock sources, or one input can act as an active LOW clock enable.

#### **CONNECTION DIAGRAM DIP (TOP VIEW)**



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

LOADING (Note a)

#### PIN NAMES

		HIGH	LOW
CP <sub>1</sub> , CP <sub>2</sub>	Clock (LOW-to-HIGH Going Edge) Inputs	0.5 U.L.	0.25 U.L.
<u>DS</u>	Serial Data Input	0.5 U.L.	0.25 U.L.
PL	Asynchronous Parallel Load (Active LOW) Input	1.5 U.L.	0.75 U.L.
$P_0 - P_7$	Parallel Data Inputs	0.5 U.L.	0.25 U.L.
<u>Q</u> 7	Serial Output from Last State (Note b)	10 U.L.	5 (2.5) U.L.
$Q_7$	Complementary Output (Note b)	10 U.L.	5 (2.5) U.L.

#### NOTES:

- a) 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

#### TRUTH TABLE

PL CP				RESPONSE								
	1	2	$Q_0$	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	Q <sub>4</sub>	Q <sub>5</sub>	$Q_6$	Q <sub>7</sub>	RESPUNSE	
L	Х	Х	P <sub>0</sub>	P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>	P <sub>4</sub>	P <sub>5</sub>	P <sub>6</sub>	P <sub>7</sub>	Parallel Entry	
Н	L		DS	$Q_0$	$Q_1$	$Q_2$	$Q_3$	$Q_4$	$Q_5$	Q <sub>6</sub>	Right Shift	
Н	Н		$Q_0$	Q <sub>1</sub>	$Q_2$	Q <sub>3</sub>	$Q_4$	Q <sub>5</sub>	$Q_6$	Q <sub>7</sub>	No Change	
Н		L	$D_{S}$	$Q_0$	$Q_1$	$Q_2$	$Q_3$	Q <sub>4</sub>	$Q_5$	Q <sub>6</sub>	Right Shift	
Н		Н	$Q_0$	Q <sub>1</sub>	$Q_2$	$Q_3$	$Q_4$	$Q_5$	$Q_6$	Q <sub>7</sub>	No Change	

H = HIGH Voltage Level


L = LOW Voltage Level


X = Immaterial

# SN54/74LS165


# 8-BIT PARALLEL-TO-SERIAL SHIFT REGISTER

LOW POWER SCHOTTKY





# SN54/74LS165



#### **FUNCTIONAL DESCRIPTION**

The SN54/74LS165 contains eight clocked master/slave RS flip-flops connected as a shift register, with auxiliary gating to provide overriding asynchronous parallel entry. Parallel data enters when the PL signal is LOW. The parallel data can change while PL is LOW, provided that the recommended setup and hold times are observed.

For clock operation, PL must be HIGH. The two clock inputs perform identically; one can be used as a clock inhibit by

applying a HIGH signal. To avoid double clocking, however, the inhibit signal should only go HIGH while the clock is HIGH. Otherwise, the rising inhibit signal will cause the same response as a rising clock edge. The flip-flops are edge-triggered for serial operations. The serial input data can change at any time, provided only that the recommended setup and hold times are observed, with respect to the rising edge of the clock.

#### **GUARANTEED OPERATING RANGES**

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T <sub>A</sub>	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ІОН	Output Current — High	54, 74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

# SN54/74LS165

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

			Limits					
Symbol	Parameter	Min	Тур	Max	Unit	Tes	et Conditions	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
\/	Input I OW Voltage	54			0.7	V	Guaranteed Inpu	t LOW Voltage for
V <sub>IL</sub>	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Voltage	Input Clamp Diode Voltage		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> =	= –18 mA
Vou	Output HIGH Voltage	54	2.5	3.5		V	VCC = MIN, IOH = MAX, VIN = VIH	
VOH	Output HIGH Voltage	74	2.7	3.5		V	or V <sub>IL</sub> per Truth T	Table
Val	Output LOW Voltage	54, 74		0.25	0.4	V		V <sub>CC</sub> = V <sub>CC</sub> MIN, V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>
VOL		74		0.35	0.5	٧	I <sub>OL</sub> = 8.0 mA	per Truth Table
IIH	Input HIGH Current Other Inputs PL Input				20 60	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 2.7 V
	Other Inputs PL Input				0.1 0.3	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 7.0 V
I <sub>IL</sub>	Input LOW Current Other Inputs PL Input				-0.4 -1.2	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 0.4 V
los	Short Circuit Current (Note	-20		-100	mA	V <sub>CC</sub> = MAX		
Icc	Power Supply Current			36	mA	V <sub>CC</sub> = MAX		

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

# AC CHARACTERISTICS ( $T_A = 25^{\circ}C$ )

			Limits			
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
f <sub>MAX</sub>	Maximum Input Clock Frequency	25	35		MHz	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay PL to Output		22 22	35 35	ns	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay Clock to Output		27 28	40 40	ns	V <sub>CC</sub> = 5.0 V C <sub>L</sub> = 15 pF
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay P <sub>7</sub> to Q <sub>7</sub>		14 21	25 30	ns	_ '
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay P <sub>7</sub> to Q <sub>7</sub>		21 16	30 25	ns	

### SN54/74LS165

#### AC SETUP REQUIREMENTS (TA = 25°C)

		Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
tw	CP Clock Pulse Width	25			ns	
t <sub>W</sub>	PL Pulse Width	15			ns	
t <sub>S</sub>	Parallel Data Setup Time	10			ns	
t <sub>S</sub>	Serial Data Setup Time	20			ns	V <sub>CC</sub> = 5.0 V
t <sub>S</sub>	CP <sub>1</sub> to CP <sub>2</sub> Setup Time <sup>1</sup>	30			ns	
th	Hold Time	0			ns	
t <sub>rec</sub>	Recovery Time, PL to CP	45			ns	

<sup>&</sup>lt;sup>1</sup>The role of CP<sub>1</sub>, and CP<sub>2</sub> in an application may be interchanged.

#### **DEFINITION OF TERMS:**

SETUP TIME ( $t_s$ ) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME  $(t_h)$  — is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued

recognition. A negative hold time indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.

RECOVERY TIME ( $t_{\text{rec}}$ ) — is defined as the minimum time required between the end of the PL pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer loaded Data to the Q outputs.

#### **AC WAVEFORMS**




Figure 1




Figure 3




Figure 2




Figure 4