

FPL 2024

Fantastic arithmetic beasts and where to find them

Florent de Dinechin

Bogdan Pasca




Where to find them? In your application...

Where to find them? In your application...

... but then you will need some help to bring them to light.


www.flopoco.org



Where to find them? In your application...

... but then you will need some help to bring them to light.

www.flopoco.org




A generator of **application-specific** hardware arithmetic operators

- written in C++, outputting VHDL
- open and extensible

Where to find them? In your application...

... but then you will need some help to bring them to light.

www.flopoco.org




A generator of **application-specific** hardware arithmetic operators

- written in C++, outputting VHDL
- open and extensible

A philosophy of **computing just right**

- Interface: You ask for 17 bits, you get 17 *correct* bits.
- Inside: (try to) never compute bits that are not useful to the final result


From the boring domestic animals ...



Everybody likes a single precision floating-point adder (here combinatorial)

```
./flopoco IEEEFPAdd wE=8 wF=23
```

From the boring domestic animals ...




Everybody likes a single precision floating-point adder (here combinatorial)

```
./flopoco IEEEFPAdd wE=8 wF=23
```

... but it has many interesting little brothers...

```
./flopoco FPAdd wE=6 wF=31
```

From the boring domestic animals ...



Everybody likes a single precision floating-point adder (here combinatorial)



```
./flopoco IEEEFPAdd wE=8 wF=23
```

... but it has many interesting little brothers...

```
./flopoco FPAdd wE=6 wF=31 frequency=300 dualpath=true
```



... to fantastic arithmetic beasts

Suppose you need to evaluate some function,
say $e^{(x^2)}$ on $[0, 1)$...



... to fantastic arithmetic beasts

Suppose you need to evaluate some function,
say $e^{(x^2)}$ on $[0, 1)$...
... with inputs and outputs on 24 bits.



... to fantastic arithmetic beasts



Suppose you need to evaluate some function¹,
say $e^{(x^2)}$ on $[0, 1]$...

... with inputs and outputs on 24 bits.

There are several ways of doing this in FloPoCo.

Here is one of them.

```
./flopoco FixFunctionByPiecewisePoly f="exp(x*x)" lsbIn=-24 lsbOut=-24 d=3
```



¹ It works on the set of functions on which it works (TM)

Another one from one of yesterday's talk

Computing $X \bmod 3329$ for X a 24-bit integer:

```
./flopoco IntConstDiv wIn=24 d=3329 computeQuotient=false  
computeRemainder=true arch=3
```

(Not as good as yesterday's paper, though.)



Danila Gorodecky and Leonel Sousa

Scalable architecture of constant division on FPGA.

ARITH, 2023.

Florent is busy until retirement

We'll see more fantastic beast in this talk.

Not all: there is already an infinite number of them in FloPoCo...


and a larger infinity still to be discovered.

Scope of FloPoCo

Hardware finite-precision implementations

of any computing kernel with a **clear mathematical definition**.

- We have only scratched the surface of function approximation
- We'll see many variants of classical operations
- Coarser kernels such as Fast Fourier Transforms
- From a frequency response to an IIR
- ...



Agenda

Careless PhD students and their pets gone wrong

Fantastic but not evil: circuits computing just right

Fantastic arithmetic beasts escaped to vendor tools

Bit heaps: the mutant biology of arithmetic beasts

Why fantastic arithmetic beasts didn't take over the world (and how to address it)

Backup slides

Careless PhD students and their pets gone wrong

Careless PhD students and their pets gone wrong

Fantastic but not evil: circuits computing just right

Fantastic arithmetic beasts escaped to vendor tools

Bit heaps: the mutant biology of arithmetic beasts

Why fantastic arithmetic beasts didn't take over the world (and how to address it)

Backup slides

All my life, I have been afflicted with very good students

Very good students tend to write kilolines of code...

All my life, I have been afflicted with very good students

Very good students tend to write kilolines of code...

Jérémie Detrey's PhD, 2004-2007

- FPLibrary: open-source VHDL for floating-point $+$, $-$, \times , $/$, $\sqrt{}$

All my life, I have been afflicted with very good students

Very good students tend to write kilolines of code...

Jérémie Detrey's PhD, 2004-2007

- FPLibrary: open-source VHDL for floating-point $+$, $-$, \times , $/$, $\sqrt{}$
- then parametric floating-point \sin , \cos , \exp , \log , ...

All my life, I have been afflicted with very good students

Very good students tend to write kilolines of code...

Jérémie Detrey's PhD, 2004-2007

- FPLibrary: open-source VHDL for floating-point $+$, $-$, \times , $/$, $\sqrt{}$
- then parametric floating-point \sin , \cos , \exp , \log , ...
- using two novel generic techniques for hardware function approximation
 - multipartite tables
 - HOTBM (higher-order table method)

All my life, I have been afflicted with very good students

Very good students tend to write kilolines of code...

Jérémie Detrey's PhD, 2004-2007

- FPLibrary: open-source VHDL for floating-point $+$, $-$, \times , $/$, $\sqrt{}$
- then parametric floating-point \sin , \cos , \exp , \log , ...
- using two novel generic techniques for hardware function approximation
 - multipartite tables
 - HOTBM (higher-order table method)
- then LNS (Logarithm Number System) operators for good measure

All my life, I have been afflicted with very good students

Very good students tend to write kilolines of code...

Jérémie Detrey's PhD, 2004-2007

- FPLibrary: open-source VHDL for floating-point $+$, $-$, \times , $/$, $\sqrt{}$
- then parametric floating-point \sin , \cos , \exp , \log , ...
- using two novel generic techniques for hardware function approximation
 - multipartite tables
 - HOTBM (higher-order table method)
- then LNS (Logarithm Number System) operators for good measure

16 papers, thanks to a solid and well-tested agile development methodology

one paper, one random heap of quick-and-dirty code

All my life, I have been afflicted with very good students

Very good students tend to write kilolines of code...

Jérémie Detrey's PhD, 2004-2007

- FPLibrary: open-source VHDL for floating-point $+$, $-$, \times , $/$, $\sqrt{}$
- then parametric floating-point \sin , \cos , \exp , \log , ...
- using two novel generic techniques for hardware function approximation
 - multipartite tables
 - HOTBM (higher-order table method)
- then LNS (Logarithm Number System) operators for good measure

16 papers, thanks to a solid and well-tested agile development methodology

one paper, one random heap of quick-and-dirty code

- All sorts of bits of Java/Python/C++ to generate some of the VHDL

All my life, I have been afflicted with very good students

Very good students tend to write kilolines of code...

Jérémie Detrey's PhD, 2004-2007


- FPLibrary: open-source VHDL for floating-point $+$, $-$, \times , $/$, $\sqrt{}$
- then parametric floating-point \sin , \cos , \exp , \log , ...
- using two novel generic techniques for hardware function approximation
 - multipartite tables
 - HOTBM (higher-order table method)
- then LNS (Logarithm Number System) operators for good measure

16 papers, thanks to a solid and well-tested agile development methodology

one paper, one random heap of quick-and-dirty code

- All sorts of bits of Java/Python/C++ to generate some of the VHDL
- Design-space exploration scripts, test-benches, etc

Our scientific artifacts after Jérémie's PhD




} FPLibrary (VHDL available online)

stuff described in Jérémie's PhD

drawing from <https://xkcd.com/2347/>

Our scientific artifacts after Jérémie's PhD




} FPLibrary (VHDL available online)

stuff described in Jérémie's PhD
(in French)

drawing from <https://xkcd.com/2347/>

Our scientific artifacts after Jérémie's PhD



} FPLibrary (VHDL available online)


stuff described in Jérémie's PhD
(in French)

in other words:


work doomed to oblivion when the student leaves
(after his PhD, Jérémie defected to finite-field arithmetic)

drawing from <https://xkcd.com/2347/>

Hence an Engineering Grand Plan




Hence an Engineering Grand Plan



Rewrite this from scratch,
and distribute it

and it shall be called FloPoCo:
Floating-Point Cores (but not only)

Hence an Engineering Grand Plan




VHDL is generated,
no need to distribute it

Rewrite this from scratch,
and distribute it

and it shall be called FloPoCo:
Floating-Point Cores (but not only)

Hence an Engineering Grand Plan



VHDL is generated,
no need to distribute it

Rewrite this from scratch,
and distribute it

and it shall be called FloPoCo:
Floating-Point Cores (but not only)

OK, it doesn't really look like a winning move...
but wait a bit.
(and I need to hire a Really Good PhD student)

Historical excuses for all the bad technical choices

- It had to be **C++** because Jérémie had written HOTBM in C++
(and the thing is, at the time, I didn't understand half of it)

Historical excuses for all the bad technical choices

- It had to be **C++** because Jérémie had written HOTBM in C++
(and the thing is, at the time, I didn't understand half of it)
- **Generating VHDL** because FPLibrary was written in VHDL
(and to be frank, quite a lot of it was magical to me)

First version of FloPoCo was a superset of FPLibrary... by printing out FPLibrary code

Historical excuses for all the bad technical choices

- It had to be **C++** because Jérémie had written HOTBM in C++
(and the thing is, at the time, I didn't understand half of it)
- **Generating VHDL** because FPLibrary was written in VHDL
(and to be frank, quite a lot of it was magical to me)

First version of FloPoCo was a superset of FPLibrary... by printing out FPLibrary code

A ~~stupid primitive~~ modest approach to hardware generation, but immediate benefits

- better scaling, easier debugging than parametric VHDL
 - when you have many parameters
 - instead of a VHDL `generate if`, a C++ `if` \Rightarrow only the `true` branch in the VHDL
 - same for `generate for` loops
 - (compared to Jérémie's parametric recursive VHDL for tree-like structures)

Historical excuses for all the bad technical choices

- It had to be **C++** because Jérémie had written HOTBM in C++
(and the thing is, at the time, I didn't understand half of it)
- **Generating VHDL** because FPLibrary was written in VHDL
(and to be frank, quite a lot of it was magical to me)

First version of FloPoCo was a superset of FPLibrary... by printing out FPLibrary code

A ~~stupid primitive~~ modest approach to hardware generation, but immediate benefits

- better scaling, easier debugging than parametric VHDL
 - when you have many parameters
 - instead of a VHDL `generate if`, a C++ `if` \Rightarrow only the `true` branch in the VHDL
 - same for `generate for` loops
 - (compared to Jérémie's parametric recursive VHDL for tree-like structures)
- and very soon: **automatic pipelining** – because each submitted paper stated:
"the design will be pipelined in the final version"
and this is a perfect waste of good student's time

First written in this paper

When FPGAs are better at floating-point than microprocessors

The engineering foundations to a Scientific Grand Plan

First written in this paper

When FPGAs are better at floating-point than microprocessors

- When? As soon as the processor lacks hardware support:

Models	Instruction Distribution					
	Add	Mult.	Div.	Sqrt.	Exp.	Log
bjt	22	30	17	0	2	0
diode	7	5	4	0	1	2
hbt	112	57	51	0	23	18
jfet	13	31	2	0	2	0
mosl	24	36	7	1	0	0
vbic	36	43	18	1	10	4

SPICE Model-Evaluation,
cut from Kapre and DeHon (FPL 2009)

Dura Amdahl lex, sed lex.

- but also fused operations such as $\sqrt{x^2 + y^2}$, and more...
- In my humble opinion, this was a visionary paper: submitted to ISFPGA 2008

The engineering foundations to a Scientific Grand Plan

First written in this paper

When FPGAs are better at floating-point than micro

- When? As soon as the processor lacks hardware support

Models	Instruction Distribution					
	Add	Mult.	Div.	Sqrt.	Exp.	Log
bjt	22	30	17	0	2	0
diode	7	5	4	0	1	2
hbt	112	57	51	0	23	18
jfet	13	31	2	0	2	0
mos1	24	36	7	1	0	0
vbic	36	43	18	1	10	4

- but also fused operations such as $\sqrt{x^2 + y^2}$, and more
- In my humble opinion, this was a visionary paper: sufficient
- Tepid reviews (“prove it”, “lack of results”)...
⇒ poster

SPICE
cut fro

Dura /

When FPGAs are better at floating-point than microprocessors

Florent de Dinechin, Jérémie Detrey, projet Arithm閏e, Universit  de Lyon
Octavian Crej, Radu Tudoran, Universit  TECNICAL Cluj - Napoca

FPGAs as floating-point accelerators?

IEEE-754-compatible $x_1 \sim x_2, y_1 \sim y_2$

- Massive parallelism
- Slower by a factor 10
- No match in FPGAs, CleverSpeed...

Exact precision, exact operators

- Facility in precision: never compute more accurate than needed
- Hardware algorithm for operators implemented in software in processors
- Based on elementary functions: while it provides 10-15x throughput of Pentium
- FPGAs can compute a much more accurate result much faster

A case study

Inductance computing

Computation core:

$$\begin{aligned} R &= \frac{1}{\pi} \left(\ln \left(\frac{2R}{d} \right) - \frac{1}{2} \ln \left(\frac{4R}{d} \right) + \frac{1}{4} \ln \left(\frac{8R}{d} \right) - \frac{1}{8} \ln \left(\frac{16R}{d} \right) + \dots \right) \\ R &= \frac{1}{\pi} \left(\ln \left(\frac{2R}{d} \right) - \frac{1}{2} \ln \left(\frac{4R}{d} \right) + \frac{1}{4} \ln \left(\frac{8R}{d} \right) - \frac{1}{8} \ln \left(\frac{16R}{d} \right) + \dots \right) \\ R &= \frac{1}{\pi} \left(\ln \left(\frac{2R}{d} \right) - \frac{1}{2} \ln \left(\frac{4R}{d} \right) + \frac{1}{4} \ln \left(\frac{8R}{d} \right) - \frac{1}{8} \ln \left(\frac{16R}{d} \right) + \dots \right) \\ R &= \frac{1}{\pi} \left(\ln \left(\frac{2R}{d} \right) - \frac{1}{2} \ln \left(\frac{4R}{d} \right) + \frac{1}{4} \ln \left(\frac{8R}{d} \right) - \frac{1}{8} \ln \left(\frac{16R}{d} \right) + \dots \right) \\ Ans &= Ans + \frac{1}{\pi} \log \left(\frac{2R}{d} \right) \end{aligned}$$

- In a loop nest of depth 8
- $x_i, y_i \in [0, 1]$ cartesian coordinates read from a RAM
- $i \in [0, 1]$: integration variable
- Matrix double-precision reference implementation

Floating-point to fixed-point conversion


→ IEEE 754 floating-point numbers

→ Takes 10 values, replace it with a 3-bit number

→ Subtraction and multiplications need

→ Squares then identical to floating-point one

→ More accurate result, obtained faster



An add has depth of 8

Large accumulator


Large adder (8bit) and post-normalization unit (dot term)

A logical FP adder

The FluoCo project

Provide FPGA operators that processors have to implement in software

- Multiplication by a constant
- Elementary functions (square root, exponential, logarithm...)
- Algebraic functions ($(1/x)^2$, polynomials...)
- Compound functions ($\log(1+2^x)$, e^{4x} ...)
- Integer arithmetic



FPGA improvements needed?

No PPUs, thanks

Computation from the GPU?

Considerable (around 1200) shifters as hand blocks some time ?

Shifters and leading zero counters, please

Floating point hardware + Integer hardware (already there) + shifters (for mantissa alignment)

LZC (for normalizations)

Selected publications

- [1] A. Bouteiller and J.-M. Muller. Correctly rounded multiplication by arbitrary precision constants. In Proc. 13th IEEE Symposium on Computer Arithmetic (CD), IEEE Computer Society Press, June 2005.
- [2] J. Demeio and F. de Dinechin. Floating-point implementation of trigonometric functions. In Proc. 14th IEEE Symposium on Computer Arithmetic (CD), IEEE Computer Society Press, June 2006.
- [3] J. Demeio and F. de Dinechin. A floating-point implementation of the inverse cosine function for floating-point elementary functions. ACM SIGART Computing Research News, pages 29–34, 2007.
- [4] J. Demeio. What are the main problems in the design of floating-point arithmetic. ACM SIGART Computing Research News, pages 41–47, Mar 1997.
- [5] J. Demeio. What are the main problems in the design of floating-point arithmetic. ACM SIGART Computing Research News, pages 41–47, Mar 1997.
- [6] T. Ogata, S. Ito, H. Yamada, and K. Ochiai. Accurate sine and cos products. 2000 Journal on Scientific Computing, pages 185–198, 2000.
- [7] T. Ogata, S. Ito, H. Yamada, and K. Ochiai. Accurate sine and cos products. 2000 Journal on Scientific Computing, pages 185–198, 2000.
- [8] T. Ogata, S. Ito, H. Yamada, and K. Ochiai. Accurate sine and cos products. 2000 Journal on Scientific Computing, pages 185–198, 2000.
- [9] J. Demeio, O. Crej, L. Crej, L. Vranciu, R. Tudoran, and F. de Dinechin. FPGA-based Computation of the Inductance of Coils Used for the Magnetic Stimulation of the Nervous System. In International Electronics and Devices (IEDS), 2008.

This work was partly supported by the Agence Nationale de la Recherche (ANR) and the French Ministry of Higher Education and Research (Minist re de l'Enseignement Sup rieur et de la Recherche).

Lack of results, prove it

As we all know, a reviewer is always right.
Therefore, we stubbornly wrote

Lack of results, prove it

As we all know, a reviewer is always right.
Therefore, we stubbornly wrote

- An FPL 2009 paper:

Generating high-performance custom floating-point pipelines.

When FPGAs are better at floating-point than microprocessors

GENERATING HIGH-PERFORMANCE CUSTOM FLOATING-POINT PIPELINES

Florent de Dinechin, Christian Klein and Bogdan Pasca

LIP (CNRS/INSA/ENS-Lyon) UMR 5100, Université de Lyon
46 Avenue Félix Viallet, Villeurbanne/Saint-Étienne 69364 Lyon cedex 07
email : [Floren.de.Dinechin, Christian.Klein, Bogdan.Pasca]@ens-lyon.fr

ABSTRACT

Floating-point operators, working at arbitrary precision, are a key requirement to fully exploit FPGAs' flexibility. Unfortunately, such operators are costly to design and implement. To address this issue, an open-source architecture generation framework, *PhyFGn*, is proposed. It takes as input a C-like floating-point source code, able to encode arbitrary significands and exponents, and generates a target implementation. As a first step, *PhyFGn* can generate floating-point pipelines from VHDL, the ability to encode arbitrary significands and exponents, cost, portability to reimplementation of targets from VHDL. Also, *PhyFGn* can generate floating-point pipelines with support for frequency-directed pipeline, and automatic optimization of the generated code. As a second step, around the simple example of a collision detector, which is important to evaluate the cost of floating-point logic usage, *PhyFGn* is compared with respect to its implementation using standard floating-point operators.

L.1. Flexible operators for FPGAs

FPGAs-based coprocessors are available from a variety of vendors and may be used for accelerating intensive computation tasks. In particular, floating-point arithmetic is a key component of many floating-point performance heavy coprocessors that are currently under development [1], using techniques such as the use of a floating-point processor [1], using floating-point operators on the FPGAs to compute floating-point numbers at higher frequency. Besides, FPGAs are in competition with GPUs here. These two architectures have different strengths. While FPGAs are more flexible, they have no dedicated hardware. For instance, floating-point multiplication needs to be implemented using the generation of floating-point random multipliers [2]. Besides, operators can also be specialized in FPGAs by using the large number of logic blocks and look-up-tables [3]. A floating-point multiplication by the constant π can be done by adding one to the exponent of the adder and shifting the mantissa by adding one to the least significant bit.

This work was partly supported by the Structomix university programme and the ANR ENAFA and TECOMER projects.

L.2. The arithmetic context

The usual $a \times b = a \times b / 2^k$. In this work, an arithmetic operator is the implementation of any useful mathematical function. For instance, $f(x) = \sqrt{x}$ [4]. Although very general, this mathematical definition has several important consequences when designing an operator. First, the implementation of a floating-point function, an operator usually involves no feedback loop or state machine¹. This restriction enables a simple framework for

¹One could argue that a floating-point function is an acyclic graph in which a fixed point is reached after a minimal, well defined feedback loop.

978-1-4244-3852-1/09/\$25.00 ©2009 IEEE 59

Lack of results, prove it

As we all know, a reviewer is always right.
Therefore, we stubbornly wrote

- An FPL 2009 paper:
Generating high-performance custom floating-point pipelines.
 - Its journal version *Designing custom arithmetic data paths with FloPoCo*.
IEEE Design & Test of Computers, 2011.

Lack of results, prove it

As we all know, a reviewer is always right.
Therefore, we stubbornly wrote


- An FPL 2009 paper:
Generating high-performance custom floating-point pipelines.
 - Its journal version *Designing custom arithmetic data paths with FloPoCo*.
IEEE Design & Test of Computers, 2011.
 - 400+ GScholar citations,
TCFPGA Hall of Fame this year



Lack of results, prove it

As we all know, a reviewer is always right.
Therefore, we stubbornly wrote

- An FPL 2009 paper:
Generating high-performance custom floating-point pipelines.
 - Its journal version *Designing custom arithmetic data paths with FloPoCo*.
IEEE Design & Test of Computers, 2011.
 - 400+ GScholar citations,
TCFPGA Hall of Fame this year
 - How many people actually read it?
It is the “how to cite” paper for FloPoCo




Lack of results, prove it

As we all know, a reviewer is always right.

Therefore, we stubbornly wrote

- An FPL 2009 paper:
Generating high-performance custom floating-point pipelines.
- Its journal version *Designing custom arithmetic data paths with FloPoCo*.
IEEE Design & Test of Computers, 2011.
 - 400+ GScholar citations,
TCFPGA Hall of Fame this year
 - How many people actually read it?
It is the “how to cite” paper for FloPoCo
- And finally, an **800-page** book:
Application-Specific Arithmetic. Springer, 2024.



Refinement of the Grand Plan

If the final title of your PhD is the same as it was when you started,
your research is probably boring.

When FPGAs are better at floating-point than microprocessors

Refinement of the Grand Plan

If the final title of your PhD is the same as it was when you started,
your research is probably boring.

When FPGAs are better at floating-point than microprocessors

Not your neighbour's FPU

Refinement of the Grand Plan

If the final title of your PhD is the same as it was when you started,
your research is probably boring.

When FPGAs are better at floating-point than microprocessors

Not your neighbour's FPU

FPGA-specific arithmetic *(floating-point, but not only)*

Refinement of the Grand Plan

If the final title of your PhD is the same as it was when you started,
your research is probably boring.

When FPGAs are better at floating-point than microprocessors

Not your neighbour's FPU

FPGA-specific arithmetic *(floating-point, but not only)*

All the operators you will never see in a processor (and how to build them)

Refinement of the Grand Plan

If the final title of your PhD is the same as it was when you started,
your research is probably boring.

When FPGAs are better at floating-point than microprocessors

Not your neighbour's FPU

FPGA-specific arithmetic *(floating-point, but not only)*

All the operators you will never see in a processor (and how to build them)

Save routing! Save power! Don't move around useless bits!

Refinement of the Grand Plan

If the final title of your PhD is the same as it was when you started,
your research is probably boring.

When FPGAs are better at floating-point than microprocessors

Not your neighbour's FPU

FPGA-specific arithmetic *(floating-point, but not only)*

All the operators you will never see in a processor (and how to build them)

Save routing! Save power! Don't move around useless bits!

Application-specific arithmetic *(FPGA, but not only)*

Refinement of the Grand Plan

If the final title of your PhD is the same as it was when you started

When FPGAs are better at floating-point than microprocessors

Not your neighbour's FPU


FPGA-specific arithmetic

All the operators you will never see in a processor (and why)

Save routing! Save power! Don't move around useless wires!

Application-specific arithmetic

Circuits computing just right



Message to my younger self

If you believe in an idea, stick to it, whatever the reviews say.

(bad reviews just mean your good idea was badly explained...)

Fantastic but not evil: circuits computing just right

Careless PhD students and their pets gone wrong

Fantastic but not evil: circuits computing just right

Fantastic arithmetic beasts escaped to vendor tools

Bit heaps: the mutant biology of arithmetic beasts


Why fantastic arithmetic beasts didn't take over the world (and how to address it)

Backup slides

Computing just right?

Bogdan said “great project, we need a logo”


and designed this:



It was initially OK, but... soon we were using
a *delicate chisel* more than a **hammer**.

Computing just right?


So as soon as Bogdan left I designed this:



(the proper term is probably *allogory*)

Computing just right?


So as soon as Bogdan left I designed this:



(the proper term is probably *allogory*)

This is the kind of thing FloPoCo does →
It is a **floating-point exponential operator**
where each wire, each component is
tailored to its context with love and care.

(not a very good logo either)



Save resources! Save power! Don't move useless bits around!

In software, as soon as your result is correct, it is probably wasteful

Gustafson: Does *Angry birds* really need single precision (8 decimal digits of accuracy) considering that the trajectory was input using your fat fingers?

Save resources! Save power! Don't move useless bits around!

In software, as soon as your result is correct, it is probably wasteful

Gustafson: Does *Angry birds* really need single precision (8 decimal digits of accuracy) considering that the trajectory was input using your fat fingers?

Plain common sense

- If the lower bits carry useless noise, you don't want to compute them...
- ... and you want even less to store them, transmit them, compute on them.

In FPGAs, we have this freedom.

Save resources! Save power! Don't move useless bits around!

In software, as soon as your result is correct, it is probably wasteful

Gustafson: Does *Angry birds* really need single precision (8 decimal digits of accuracy) considering that the trajectory was input using your fat fingers?

Plain common sense

- If the lower bits carry useless noise, you don't want to compute them...
- ... and you want even less to store them, transmit them, compute on them.

In FPGAs, we have this freedom.

With great freedom come great opportunities

- In a circuit, we may choose, for each variable, how many bits are computed/stored/transmitted! → **the opportunities**
- Overwhelming freedom! Help! → **the challenges**

Opportunity #1: Computing Just Right makes interfaces simpler

Output format (number of output bits) specifies operator accuracy

The output format defines a quantum of precision (u or ulp for “unit in the last place”)



Opportunity #1: Computing Just Right makes interfaces simpler

Output format (number of output bits) specifies operator accuracy

The output format defines a quantum of precision (u or ulp for “unit in the last place”)

- No need to compute more accurately than u : we couldn't output it
- No sense in computing less accurately than u : we don't want to output garbage bits



Opportunity #1: Computing Just Right makes interfaces simpler

Output format (number of output bits) specifies operator accuracy

The output format defines a quantum of precision (u or ulp for “unit in the last place”)

- No need to compute more accurately than u : we couldn't output it
- No sense in computing less accurately than u : we don't want to output garbage bits



Inspired by IEEE-754

- define $\text{quantization}(x)$ for $x \in \mathbb{R}$.
- define $\text{operator}(X) = \text{quantization}(\text{operation}(X))$

Example: round to the nearest.

Opportunity #1: Computing Just Right makes interfaces simpler

Output format (number of output bits) specifies operator accuracy

The output format defines a quantum of precision (u or ulp for “unit in the last place”)

- No need to compute more accurately than u : we couldn't output it
- No sense in computing less accurately than u : we don't want to output garbage bits



Inspired by IEEE-754


- define $\text{quantization}(x)$ for $x \in \mathbb{R}$.
- define $\text{operator}(X) = \text{quantization}(\text{operation}(X))$

Example: round to the nearest.

If you add one bit to the output, you divide u by 2, hence double the accuracy.


Computing just right \iff over-parameterization

Example:




Computing just right \iff over-parameterization

Example:




Computing just right \iff over-parameterization



Example:


Computing just right \iff over-parameterization



Example:

Multipliers of all shapes and sizes

Computing just right \iff over-parameterization



Example:

Multipliers of all shapes and sizes

In a double-precision exponential,

- $w_E = 11$, $w_F = 52$,
- first multiplier 14-bits in, 12 bits out
- second multiplier 12-bits in, 56 bits out
- ... and truncated left and right

Not your neighbour's multiplier.
Very strange arithmetic beasts.

Over-parameterization sounds a bit like over-engineering, doesn't it?

- ⊖ OK, there is a bit more work involved in designing a parametric operator
 - To start with, it must be a hardware-generating program:
 - There is an infinite number of multipliers-by-a-constant.
 - You cannot chain them all in a library.

Over-parameterization sounds a bit like over-engineering, doesn't it?

- ⊖ OK, there is a bit more work involved in designing a parametric operator
 - To start with, it must be a hardware-generating program:
 - There is an infinite number of multipliers-by-a-constant.
 - You cannot chain them all in a library.
- ⊕ Direct benefit to end-users: freedom of choice, application-specific, etc.

Over-parameterization sounds a bit like over-engineering, doesn't it?

- ⊖ OK, there is a bit more work involved in designing a parametric operator
 - To start with, it must be a hardware-generating program:
 - There is an infinite number of multipliers-by-a-constant.
 - You cannot chain them all in a library.
- ⊕ Direct benefit to end-users: freedom of choice, application-specific, etc.
- ⊕ More future-proof when the target hardware changes

Over-parameterization sounds a bit like over-engineering, doesn't it?

- ⊖ OK, there is a bit more work involved in designing a parametric operator
 - To start with, it must be a hardware-generating program:
 - There is an infinite number of multipliers-by-a-constant.
 - You cannot chain them all in a library.
- ⊕ Direct benefit to end-users: freedom of choice, application-specific, etc.
- ⊕ More future-proof when the target hardware changes
- ⊕ **It actually simplifies the design of composite operators** (e.g. the exponential)!
 - You don't know how many bits on this wire make sense? Keep it open as a parameter.
 - Then experiment: estimate cost and accuracy as a function of the parameters
 - Then program the choice of the best parameter values,
 - e.g. using ILP or common sense (whichever gives the best results)

Opportunity #2: Operator specialization

Not really fantastic arithmetic beasts... just the usual ones with special disabilities.

- Multiplication by a constant

- multiplication by integers: $17X = (X \ll 4) + X$;
 $8721X = ((17X) \ll 9) + 17X$
- but also by reals such as $\log(2)$ or $\sin(42\pi/256)$
- Two main techniques, tens of papers
- *An FFT mostly consists of constant multiplications*

Opportunity #2: Operator specialization

Not really fantastic arithmetic beasts... just the usual ones with special disabilities.

- Multiplication by a constant
 - multiplication by integers: $17X = (X \ll 4) + X$;
 $8721X = ((17X) \ll 9) + 17X$
 - but also by reals such as $\log(2)$ or $\sin(42\pi/256)$
 - Two main techniques, tens of papers
 - *An FFT mostly consists of constant multiplications*
- Division by 3 (for various values of 3)
 - in floating point for Jacobi and other stencils
 - integer (quotient and remainder) for addressing in 3 memory banks

Opportunity #2: Operator specialization

Not really fantastic arithmetic beasts... just the usual ones with special disabilities.


- Multiplication by a constant

- multiplication by integers: $17X = (X \ll 4) + X$;
 $8721X = ((17X) \ll 9) + 17X$
- but also by reals such as $\log(2)$ or $\sin(42\pi/256)$
- Two main techniques, tens of papers
- *An FFT mostly consists of constant multiplications*

- Division by 3 (for various values of 3)

- in floating point for Jacobi and other stencils
- integer (quotient and remainder) for addressing in 3 memory banks

- A squarer is a multiplier specialization




$$\begin{array}{r} 321 \\ \times \quad 321 \\ \hline 321 \\ 642 \\ \hline 103041 \end{array}$$

Opportunity #2: Operator specialization

Not really fantastic arithmetic beasts... just the usual ones with special disabilities.

- Multiplication by a constant
 - multiplication by integers: $17X = (X \ll 4) + X$;
 $8721X = ((17X) \ll 9) + 17X$
 - but also by reals such as $\log(2)$ or $\sin(42\pi/256)$
 - Two main techniques, tens of papers
 - *An FFT mostly consists of constant multiplications*
- Division by 3 (for various values of 3)
 - in floating point for Jacobi and other stencils
 - integer (quotient and remainder) for addressing in 3 memory banks
- A squarer is a multiplier specialization



- Specialization of elementary functions to specific domains
- ...

$$\begin{array}{r} 321 \\ \times \quad 321 \\ \hline 321 \\ 642 \\ \hline 103041 \end{array}$$


A FloPoCo-enabled success story



Mario Garrido, Konrad Möller, and Martin Kumm.

World's Fastest FFT Architectures: Breaking the Barrier of 100 GS/s.
IEEE Transactions on Circuits and Systems I, 66(4):1507–1516, 2019.

- Fully unrolled FFT (up to 256 points)
 - i.e. inputting 256 complex values per cycle, at 500 MHz
 - well above 10 TOp/s if you count all additions and multiplications
- 16-bit in/out, wider datapath inside
- Look, Ma: no multiplier !
 - each multiplier expanded as an adder graph (and optimally so)
- about 1/5th of LUT + registers of the target device (Virtex UltraScale 190)
 - ... leaving the 1800 DSP blocks free for more interesting things.



A good start, in FPGA design, is not to imitate the processor solution.

Division by 3 is simpler than exponential

TL;DR: multiplying X by 3 is computing $2X + X$;


Dividing by 3 should not be much more complex.

Division by 3 is simpler than exponential

TL;DR: multiplying X by 3 is computing $2X + X$;

Dividing by 3 should not be much more complex.

Dividing an **hexadecimal** number by 3




Division by 3 is simpler than exponential

TL;DR: multiplying X by 3 is computing $2X + X$;

Dividing by 3 should not be much more complex.

Dividing an **hexadecimal** number by 3




Division by 3 is simpler than exponential

TL;DR: multiplying X by 3 is computing $2X + X$;

Dividing by 3 should not be much more complex.

Dividing an **hexadecimal** number by 3




Division by 3 is simpler than exponential

TL;DR: multiplying X by 3 is computing $2X + X$;

Dividing by 3 should not be much more complex.

Dividing an **hexadecimal** number by 3




Division by 3 is simpler than exponential



TL;DR: multiplying X by 3 is computing $2X + X$;

Dividing by 3 should not be much more complex.



Dividing an **hexadecimal** number by 3



Getting inspiration from the vexations of childhood





Getting inspiration from the vexations of childhood



OK, this looks like an architecture, but we still need to build this (smaller) DivBy3 box.

Getting inspiration from the vexations of childhood




OK, this looks like an architecture, but we still need to build this (smaller) DivBy3 box.

If you're too lazy to compute, then tabulate

... here a table of 2^6 entries of 6 bits each.

Opportunity #3: target-specific optimizations




Generalizing hexadecimal to radix 2^k

... or, how **over-parameterization** allows for adaptation

- to various values of 3, like $D = 5$, or 7, or 9

Opportunity #3: target-specific optimizations



Generalizing hexadecimal to radix 2^k


... or, how over-parameterization allows for adaptation

- to various values of 3, like $D = 5$, or 7, or 9
- to a given FPGA

Perfect match to modern FPGAs


Unit of area: the LUT, with α input bits (here $\alpha = 6$)

Opportunity #3: target-specific optimizations



Modern FPGAs also have


Opportunity #3: target-specific optimizations



Modern FPGAs also have

- small multipliers with pre-adders and post-adders


Opportunity #3: target-specific optimizations



Modern FPGAs also have

- small multipliers with pre-adders and post-adders
- ... and dual-ported small memories

Opportunity #3: target-specific optimizations




Modern FPGAs also have

- small multipliers with pre-adders and post-adders
- ... and dual-ported small memories

Single-precision accurate exponential on Xilinx

- one block RAM (0.1% of the chip)
 - one DSP block (0.1%)
 - < 400 LUTs (0.1%, \approx one FP adder)
- to compute one exponential per cycle at 500MHz
(\sim one AVX512 core trashing on its 16 FP32 lanes)

Opportunity #3: target-specific optimizations



Modern FPGAs also have

- small multipliers with pre-adders and post-adders
- ... and dual-ported small memories


Single-precision accurate exponential on Xilinx

- one block RAM (0.1% of the chip)
- one DSP block (0.1%)
- < 400 LUTs (0.1%, \approx one FP adder)

to compute one exponential per cycle at 500MHz
(\sim one AVX512 core trashing on its 16 FP32 lanes)

For one specific value only of the architectural parameter k !
(over-parameterization is cool)


Opportunity #4: Tabulation



*Being unable to trust my reasoning, I learnt by heart
the results of all the possible multiplications*
(E. Ionesco)

- ... and all the possible exponentials


Opportunity #4: Tabulation



*Being unable to trust my reasoning, I learnt by heart
the results of all the possible multiplications*
(E. Ionesco)

- ... and all the possible exponentials
- ... and all the possible values of $e^Z - Z - 1$


Opportunity #4: Tabulation



*Being unable to trust my reasoning, I learnt by heart
the results of all the possible multiplications*
(E. Ionesco)

- ... and all the possible exponentials
- ... and all the possible values of $e^Z - Z - 1$
- ... and indeed, all the possible multiplications


Opportunity #4: Tabulation



*Being unable to trust my reasoning, I learnt by heart
the results of all the possible multiplications*
(E. Ionesco)

- ... and all the possible exponentials
- ... and all the possible values of $e^Z - Z - 1$
- ... and indeed, all the possible multiplications

Opportunity #4: Tabulation





*Being unable to trust my reasoning, I learnt by heart
the results of all the possible multiplications*
(E. Ionesco)

- ... and all the possible exponentials
- ... and all the possible values of $e^Z - Z - 1$
- ... and indeed, all the possible multiplications

Reading a tabulated value is very efficient
when the table is close to the consumer.

Opportunity #5: Generic approximators (when tabulation won't scale)



The FloPoCo FixFunctionByPiecewisePoly operator

... has taken us so much time it is well worth a full part.

- state-of-the-art polynomial approximation
- each multiplier tailored with love and care

Also multipartite tables, filter approximators, and more to come.

Opportunity #6: merged arithmetic in bit heaps

... has taken us so much time it is well worth a full part.

Fantastic arithmetic beasts escaped to vendor tools

Careless PhD students and their pets gone wrong

Fantastic but not evil: circuits computing just right

Fantastic arithmetic beasts escaped to vendor tools

Bit heaps: the mutant biology of arithmetic beasts

Why fantastic arithmetic beasts didn't take over the world (and how to address it)

Backup slides



FloPoCo, PhD and Altera

- 2011 joined Altera European Technology Center
- brought the FloPoCo spirit along
- grafted into the DSP Builder team



FloPoCo, PhD and Altera

- 2011 joined Altera European Technology Center
- brought the FloPoCo spirit along
- grafted into the DSP Builder team
 - model-based design (Matlab Simulink frontend)
 - powerful mapping backend (using WYSIWYG)
 - floating-point support in its infancy

<https://agwaycapecod.com/the-art-of-grafting-plants/>

PhD life v.s. Industry

- PhD: highly efficient exponential implementation
- few months: approach analysis, design, implementation, test

PhD life v.s. Industry

- PhD: highly efficient exponential implementation
- few months: approach analysis, design, implementation, test

Floating-point exponential functions for DSP-enabled FPGAs

Florent de Dinechin, Bogdan Pasca
LIP (ENSL-CNRS-INRA-UJF), Ecole Normale Supérieure de Lyon
46 allée d'Italie, F-69364 Lyon, France
[Florent.de.Dinechin, Bogdan.Pasca]@ens-lyon.fr

Abstract—This article presents a generator of floating-point exponential operators targeting reconfigurable FPGAs with embedded memory. The generated architecture is based on a floating-point adder, just one DSP block, 16KBits of dual-port memory, and 382 slices on Virtex-4. For larger precisions, a generic approach is proposed to generate a code with a user-specified precision more efficient than the literature. For instance a double-precision $\lambda = 10$ MHz and 22 bits/tb multiplication on Stratix III. This approach is flexible and is demonstrated to scale up to quadruple-precision and to support a wide range of target frequencies. All the proposed architectures are last-bit accurate for all the floating-point range. They are available in the open-source FloPoCo framework.

I. INTRODUCTION

The exponential function is, after the basic arithmetic operators, one of the next most useful building block for floating-point applications. On FPGAs, it has been used for scientific or financial Monte-Carlo simulations [1], for SPICE simulation [2], for the computation of two normmoments, in quantum chemistry simulations, and in the implementation of the power function [3] among others.

A. Previous works

Several publications have described exponential implementations. We list them here, and will discuss in more details the choices they made and their performance impact in Section IV.

- In [4], the authors propose a CORDIC-based algorithm to FPGAs, a software algorithm based on floating-point operations [4], then by using a more efficient fixed-point architecture [5]. This architecture was later improved [1], however the table size of the look-up table doesn't scale up to double precision, so the size of the table grows exponentially with the mantissa size.
- As FPGAs are increasingly being used for real-time processing, floating-point exponential functions were built in [6], [7], [8] were adapted for FPGAs [9]. The architecture in [9] is designed with Xilinx LUTs in mind, but is poorly suited to DSP-enabled FPGAs, as IVB-8 will show. It was parameterized in terms of the target frequency and the number of digits.
- Another pipelined, but double-precision only implementation was proposed in [10], [11].
- In [12], a CORDIC-based approach using several parallel CORDIC units is proposed. It has a complex architecture, including input and output FIFOs. Being radix-2, CORDIC,

it computes one digit per iteration and thus has a very long latency. Moreover, it is based on a floating-point adder, whereas CORDIC is based on a floating-point computation, so there is a potential gain for implementation.

From a user point of view, the current state of the art is probably the floating-point exponential function ALUT7_120 provided with Altera FPGAs since year 1993 [13]. The implementation uses the DIF IP core, a pipeline register in exponent and mantissa size, and is fully pipelined. Being included in the standard Quartus releases, it is widely available.

Many other publications have addressed the computation of exponential function in ASIC, e.g. [6], [7], [14], [8]. However, it is difficult to evaluate the relevance of such works on FPGAs.

B. Contributions

In the present article, we propose yet another architecture for floating-point computation of the exponential function and its implementation in the open-source FloPoCo project¹. Its main specificities are the following.

- The algorithm, based on the usual multiplicative range reduction followed by a polynomial approximation, was chosen. The reason is that floating-point arithmetic is well suited to FPGAs, so it makes efficient use of these resources. For instance, the single-precision version now involves just one 17x17-bit multiplier and 16KBits of dual-port memory, while the previous state-of-the-art [1] involved a large improvement in all respects over the state of the art [1].
- As we believe that floating-point on FPGAs should exploit the flexibility of the target and therefore not be limited to a specific target, the generated code and its implementation proposed here are fully parameterized in exponent and mantissa size. They scale to double-precision and beyond.
- The generated code is pipelined to a user-specified frequency. It is last-bit accurate for all supported mantissa sizes.
- The architectures are generated as reprogrammable VHDL, portable to any FPGA target. In addition, many target-specific optimizations are performed by the FloPoCo framework [15], [16], [17].

¹<http://www.ens-lyon.fr/LIP/Projects/FloPoCo/>

978-1-5244-0985-1/19/\$28.00 ©2019 IEEE

PhD life v.s. Industry

- OpenCL - first real driver for math.h coverage



PhD life v.s. Industry

- OpenCL - first real driver for math.h coverage



The OpenCL Specification

Version: 1.0

Document Revision: 48

Khronos OpenCL Working Group

Editor: Aafab Munshi

Last Revision Date: 10/6/09

Page 1

6.5 Address Space Qualifiers.....	150
6.5.1 __global (or __global).....	151
6.5.2 __local (or __local).....	151
6.5.3 __constant (or constant).....	151
6.5.4 __private (or private).....	152
6.6 Image Access Qualifiers.....	153
6.7 Function Qualifiers.....	154
6.7.1 __kernel (or kernel).....	154
6.7.2 __optional Attribute Qualifier.....	154
6.8 Restrictions.....	157
6.9 Preprocessor Directives and Macros.....	160
6.10 Attribute Qualifiers.....	162
6.10.1 Specifying Attributes of Types.....	163
6.10.2 Specifying Attributes of Functions.....	165
6.10.3 Specifying Attributes of Variables.....	165
6.10.4 Specifying Attributes of Blocks and Control-Flow Statements.....	166
6.10.5 Extending Attribute Qualifiers.....	167
6.11 Built-in Functions.....	168
6.11.1 Workgroup Functions.....	168
6.11.2 Math Functions.....	170
6.11.2.1 Floating-point macros and pragmas for math.....	170
6.11.3 Complex Functions.....	171
6.11.4 Generic Functions.....	180
6.11.5 Generic Functions.....	182
6.11.6 Vector Functions.....	184
6.11.7 Vector Data Load and Store Functions.....	186
6.11.8 Image Read and Write Functions.....	190
6.11.8.1 Image Functions.....	190
6.11.8.2 Bulk or Image Functions.....	192
6.11.9 Synchronization Functions.....	199
6.11.10 Explicit Memory Functions.....	200
6.11.11 Align Copies From Global to Local Memory, Local to Global Memory, and Prefetch.....	201
7. OPENCL NUMERICAL COMPLIANCE.....	203
7.1 Rounding Modes.....	203
7.2 INF, NaN and Denormalized Numbers.....	203
7.3 Floating-Point Exceptions.....	204
7.4 Relative Error as ULPs.....	204
7.5 Edge Case Behavior.....	207
7.5.1 Additional Requirements Beyond C99 TC2.....	207
7.5.2 Changes to C99 TC2 Behavior.....	210
7.5.3 Edge Case Behavior in Flush To Zero Mode.....	211

Last Revision Date: 10/6/09

Page 4

PhD life v.s. Industry

- OpenCL - first real driver for math.h coverage

<p>KHRONOS GROUP</p> <p>The OpenCL Specification</p> <p><i>Version: 1.0 Document Revision: 48</i></p> <p>Khronos OpenCL Working Group</p> <p><i>Editor: Aafab Munshi</i></p> <p>Last Revision Date: 10/6/09</p> <p>Page 1</p>	<p>6.5 Address Space Qualifiers.....150 6.5.1 __global (or __global).....150 6.5.2 __local (or __local).....151 6.5.3 __constant (or constant).....151 6.5.4 __private (or private).....152</p> <p>6.6 Image Access Qualifiers.....153</p> <p>6.7 Function Qualifiers.....154 6.7.1 __kernel (or kernel).....154 6.7.2 __optional Attribute Qualifier.....154</p> <p>6.8 Restrictions.....157</p> <p>6.9 Preprocessor Directives and Macros.....160</p> <p>6.10 Attribute Qualifiers.....162 6.10.1 Specifying Attributes of Types.....163 6.10.2 Specifying Attributes of Functions.....165 6.10.3 Specifying Attributes of Variables.....165 6.10.4 Specifying Attributes of Blocks and Control-Flow Statements.....166 6.10.5 Extending Attribute Qualifiers.....167</p> <p>6.11 Built-in Functions.....168 6.11.1 Workgroup Functions.....168 6.11.2 Math Functions.....170 6.11.2.1 Floating-point macros and pragmas for math.h.....170 6.11.3 Complex Functions.....171 6.11.4 Generic Functions.....180 6.11.5 Generic Math Functions.....182 6.11.6 Vector Data Load and Store Functions.....186 6.11.7 Image Read and Write Functions.....190 6.11.8 Interop Functions.....192 6.11.8.2 Bulk or Image Functions.....192 6.11.9 Synchronization Functions.....199 6.11.10 Atomic Functions.....200 6.11.11 Atomic Copies from Global to Local Memory, Local to Global Memory, and Prefetch.....201</p> <p>7. OPENCL NUMERICAL COMPLIANCE.....203</p> <p>7.1 Rounding Modes.....203</p> <p>7.2 INF, NaN and Denormalized Numbers.....203</p> <p>7.3 Floating-Point Exceptions.....204</p> <p>7.4 Relative Error as ULPs.....204</p> <p>7.5 Edge Case Behavior.....207 7.5.1 Additional Requirements Beyond C99 TC2.....207 7.5.2 Changes to C99 TC2 Behavior.....210 7.5.3 Edge Case Behavior in Flush To Zero Mode.....211</p> <p>Last Revision Date: 10/6/09</p> <p>Page 4</p>
---	--

PhD life v.s. Industry

● OpenCL - first real driver for math.h coverage



The OpenCL Specification

Version: 1.0
Document Revision: 48

Khronos OpenCL Working Group

Editor: Aafab Munshi

Last Revision Date: 10/6/09

Page 1

6.5 Address Space Qualifiers.....	150
6.5.1 <code>_global</code> (or <code>_global</code>).....	151
6.5.2 <code>_local</code> (or <code>_local</code>).....	151
6.5.3 <code>_constant</code> (or <code>constant</code>).....	151
6.5.4 <code>_private</code> (or <code>private</code>).....	152
6.6 Image Access Qualifiers.....	153
6.7 Function Qualifiers.....	154
6.7.1 <code>_kernel</code>	154
6.7.2 <code>_optional Attribute Qualifier</code>	154
6.8 Restrictions.....	157
6.9 Preprocessor Directives and Macros.....	160
6.10 Attribute Qualifiers.....	162
6.10.1 Specifying Attributes of Types.....	163
6.10.2 Specifying Attributes of Functions.....	165
6.10.3 Specifying Attributes of Variables.....	165
6.10.4 Specifying Attributes of Data Blocks and Control-Flow Statements.....	167
6.11 Built-in Functions.....	168
6.11.1 Workgroup Functions.....	168
6.11.2 Math Functions.....	170
6.11.2.1 Floating-point macros and pragmas for math.....	172
6.11.3 Common Functions.....	173
6.11.4 Generic Functions.....	180
6.11.5 Generic Math Functions.....	182
6.11.6 Vector Functions.....	184
6.11.7 Vector Data Load and Store Functions.....	186
6.11.8 Image Read and Write Functions.....	190
6.11.8.1 <code>read</code> and <code>write</code> Functions.....	190
6.11.8.2 <code>bulk</code> and <code>Image</code> Functions.....	192
6.11.9 Synchronization Functions.....	199
6.11.10 Atomic Functions.....	200
6.11.11 Atomic Copies from Global to Local Memory, Local to Global Memory, and Prefetch.....	201
7. OPENCL NUMERICAL COMPLIANCE.....	203
7.1 Rounding Modes.....	203
7.2 INF, NaN and Denormalized Numbers.....	203
7.3 Floating-Point Exceptions.....	204
7.4 Relative Error as ULPs.....	204
7.5 Edge Case Behavior.....	207
7.5.1 Additional Requirements Beyond C99 TC2.....	207
7.5.2 Changes to C99 TC2 Behavior.....	210
7.5.3 Edge Case Behavior in Flush To Zero Mode.....	211

Last Revision Date: 10/6/09

Page 4

Attribution: This definition was taken with consent from Jean-Michel Muller with slight clarifications for behavior at zero. Refer to <http://inria.fr/INRIA/publications/pdf/RR-3504.pdf>.

Table 7.1¹² describes the minimum accuracy of single precision floating-point arithmetic operations given as ULP values. The reference value used to compute the ULP value of an arithmetic operation is the infinitely precise result.

Function	Min Accuracy - ULP values ¹³
$x + y$	Correctly rounded
$x - y$	Correctly rounded
$x * y$	Correctly rounded
$1.0 / x$	$\leq 2.5 \text{ ulp}$
x^k / y	$\leq 2.5 \text{ ulp}$
acos	$\leq 4 \text{ ulp}$
acosp	$\leq 5 \text{ ulp}$
asin	$\leq 4 \text{ ulp}$
asinp	$\leq 5 \text{ ulp}$
atan	$\leq 5 \text{ ulp}$
atanp	$\leq 5 \text{ ulp}$
atanpi	$\leq 6 \text{ ulp}$
acosh	$\leq 4 \text{ ulp}$
asinh	$\leq 4 \text{ ulp}$
atanh	$\leq 5 \text{ ulp}$
chrt	$\leq 2 \text{ ulp}$
ceil	Correctly rounded
copyto	
cos	$\leq 4 \text{ ulp}$
cosh	$\leq 4 \text{ ulp}$
exp	$\leq 4 \text{ ulp}$
erfc	$\leq 16 \text{ ulp}$
erf	$\leq 16 \text{ ulp}$
expf	$\leq 3 \text{ ulp}$
exp2	$\leq 3 \text{ ulp}$
exp2f	$\leq 3 \text{ ulp}$
expm1	$\leq 3 \text{ ulp}$
fabs	0 ulp
fdim	Correctly rounded
fmax	Correctly rounded
fmin	Correctly rounded

¹² The ULP values for built-in math functions `lgamma` and `lgamma_r` is currently undefined.

¹³ 0 ulp is used for math functions that do not require rounding.

Last Revision Date: 10/6/09

Page 205

PhD life v.s. Industry

- OpenCL - first real driver for math.h coverage

The OpenCL Specification
Version: 1.0
Document Revision: 48
Khronos OpenCL Working Group
Editor: Aafab Munshi

Last Revision Date: 10/6/09 Page 1

Table of Contents:

- 6.5 Address Space Qualifiers.....150
- 6.5.1 __global (or __global).....150
- 6.5.2 __local (or __local).....151
- 6.5.3 __constant (or __constant).....151
- 6.5.4 __private (or __private).....152
- 6.6 Image Access Qualifiers.....153
- 6.7 Function Qualifiers.....154
- 6.7.1 __kernel (or kernel).....154
- 6.7.2 __optional Attribute Qualifier.....154
- 6.8 Restrictions.....157
- 6.9 Preprocessor Directives and Macros.....160
- 6.10 Attribute Qualifiers.....162
- 6.10.1 Specifying Attributes of Types.....163
- 6.10.2 Specifying Attributes of Functions.....165
- 6.10.3 Specifying Attributes of Variables.....165
- 6.10.4 Specifying Attributes of Blocks and Control-Flow Statements.....166
- 6.10.5 Extending Attribute Qualifiers.....167
- 6.11 Built-in Functions.....168
- 6.11.1 Workgroup Functions.....168
- 6.11.2 Math Functions.....170
- 6.11.2.1 Floating-point macros and pragmas for math functions.....170
- 6.11.3 Common Functions.....171
- 6.11.4 Generic Functions.....180
- 6.11.5 Generic Functions.....182
- 6.11.6 Vector Functions.....184
- 6.11.7 Vector Data Load and Store Functions.....186
- 6.11.8 Image Read and Write Functions.....190
- 6.11.8.1 Read and Write Functions.....190
- 6.11.8.2 Bulk or Image Functions.....192
- 6.11.9 Synchronization Functions.....199
- 6.11.10 Atomic Functions.....200
- 6.11.11 Atomic Copies from Global to Local Memory, Local to Global Memory, and Prefetch.....201
- 7. OPENCL NUMERICAL COMPLIANCE.....203
- 7.1 Rounding Modes.....203
- 7.2 INF, NaN and Denormalized Numbers.....203
- 7.3 Floating-Point Exceptions.....204
- 7.4 Relative Error as ULPs.....204
- 7.5 Edge Case Behavior.....207
- 7.5.1 Additional Requirements Beyond C99 TC2.....207
- 7.5.2 Changes to C99 TC2 Behavior.....210
- 7.5.3 Edge Case Behavior in Flush To Zero Mode.....211

Last Revision Date: 10/6/09 Page 4



Hardware Testing
Exhaustive where possible

Pivotal tool for arithmetic function design

Plenty of previous works using hardware polynomial approximation

- most of it hand-tuned for a given function (not generic)
- not accessible (papers, not code)
- heuristics used do not scale to precisions larger than 32 bits

Plenty of previous works using hardware polynomial approximation

- most of it hand-tuned for a given function (not generic)
- not accessible (papers, not code)
- heuristics used do not scale to precisions larger than 32 bits

Highlights

- scales up to **64bits and more**
- state-of-the art polynomial approximations thanks to Sollya
- finer **datapath optimization**
- **pipelined** to a user-specified frequency
- **fully automated** and integrated in open-source **FloPoCo**


How do we do it?

Consider the function $f(x)$, with $x \in [0, 1]$ and $IM(f(x)) \in [0, 1]$

Approximate it with the polynomial p of degree d (**given**) such that:

$$\varepsilon_{\text{total}} = \max |f - p| \leq 2^{-p_{\text{out}}} = 1\text{ulp}$$


Two fold process



$$\varepsilon_{\text{total}} = \varepsilon_{\text{approx}} + \varepsilon_{\text{eval}} + 1/2\text{ulp} \leq 1\text{ulp}$$

Polynomial approximation


- use modified Remez algorithm from Sollya (`fpmminimax`)
N. Brisebarre and S. Chevillard, *Efficient polynomial L^∞ -approximations*
- input:*
 - function f , degree d
 - interval I
 - list of coefficient size constraints
- output:*
 - polynomial with **precision-constrained** coefficients (no need to round them)
 - $\max(|f_i(y) - p_i(y)|) \leq \varepsilon_{\text{approx}} \forall i \in \{0..2^k - 1\}$



Advantages


- usually best polynomials given the input specifications
- might reduce by 1 polynomial degree for some intervals

Polynomial Evaluation




Use Horner (trade latency for size)

$$p(y) = a_0 + y \times (a_1 + y \times (a_2 + y \times (a_3 + y \times \underbrace{a_4})))$$




The architecture for $\log_2(1 + x)$, DP, $d = 4$




truncation on y and on π_j

The architecture for $\log_2(1 + x)$, DP, $d = 4$




truncation on y and on π_j

The architecture for $\log_2(1 + x)$, DP, $d = 4$



truncation on y and on π_j

Where to find them? In Megawizard, DSP Builder, oneAPI, OpenCL



Same function, different VHDL:


- pipelined to 300 MHz

```
./flopoco frequency=300 FPAdd wE=6 wF=31
```

- A larger but shorter-latency architectural variant:

```
./flopoco FPAdd wE=8 wF=23 dualpath=true
```

Where to find them? In Megawizard, DSP Builder, oneAPI, OpenCL




Same function, different VHDL:

- pipelined to 300 MHz

```
./flopoco frequency=300 FPAdd wE=6 wF=31
```

- A larger but shorter-latency architectural variant:

```
./flopoco FPAdd wE=8 wF=23 dualpath=true
```




Same function, different VHDL:

- pipelined to 300 MHz

```
./cmdPolyEval -frequency 300 FPAdd 6 31
```

- A larger but shorter-latency architectural variant:

```
./cmdPolyEval FPAddExpert 8 23 1 1 0
```



Same function, different VHDL:

- pipelined to 300 MHz

```
./cmdPolyEval -frequency 300 FPAdd 6 31
```

- A larger but shorter-latency architectural variant:

```
./cmdPolyEval FPAddExpert 8 23 1 1 0
```

- different function, another language (Verilog):

```
./cmdPolyEval -lang VERILOG FPArcTan2 10 44
```

Bit heaps: the mutant biology of arithmetic beasts

Careless PhD students and their pets gone wrong

Fantastic but not evil: circuits computing just right

Fantastic arithmetic beasts escaped to vendor tools



Bit heaps: the mutant biology of arithmetic beasts

Why fantastic arithmetic beasts didn't take over the world (and how to address it)

Backup slides


So much VHDL to write, so few ~~slaves~~ students to write it !

In theory, I know how to optimize by hand each operator for each target...




So much VHDL to write, so few ~~slaves~~ students to write it !

In theory, I know how to optimize by hand each operator for each target...




But I don't have the resources.

One data-structure to rule them all...




$$\sum b_i 2^{w_i}$$



The **sum of weighted bits** as a first-class arithmetic object


One data-structure to rule them all...



The **sum of weighted bits** as a first-class arithmetic object

- Captures the true binary math of an operation
(with all sorts of **bit-level optimization** opportunities)

One data-structure to rule them all... and in the hardware to bind them



The **sum of weighted bits** as a first-class arithmetic object

- Captures the true binary math of an operation
(with all sorts of **bit-level optimization** opportunities)
- The corresponding **compressor trees** can be optimized for each target
... and optimally so for practical sizes, thanks to M. Kumm


Sums of weighted bits?

- Integers or real numbers represented in binary fixed-point


$$X = \sum_{i=i_{\min}}^{i_{\max}} 2^i x_i$$

- 2^i : “weight” \Rightarrow “ X is a sum of weighted bits”

Representation as a dot diagrams



Example: 17.42 written in binary



The historical bit heap was invented for building multipliers


$$\begin{aligned} XY &= \left(\sum_{i=0}^3 2^i x_i\right) \times \left(\sum_{j=0}^3 2^j y_j\right) \\ &= \sum_{i,j} 2^{i+j} x_i y_j \end{aligned}$$

A multiplier is an architecture
that computes this sum.

The historical bit heap was invented for building multipliers

$$\begin{aligned} XY &= \left(\sum_{i=0}^3 2^i x_i\right) \times \left(\sum_{j=0}^3 2^j y_j\right) \\ &= \sum_{i,j} 2^{i+j} x_i y_j \end{aligned}$$


A multiplier is an architecture that computes this sum.



The historical bit heap was invented for building multipliers

$$\begin{aligned} XY &= \left(\sum_{i=0}^3 2^i x_i\right) \times \left(\sum_{j=0}^3 2^j y_j\right) \\ &= \sum_{i,j} 2^{i+j} x_i y_j \end{aligned}$$

A multiplier is an architecture that computes this sum.



Historical motivation for bit heaps:


$\sum_{i,j} 2^{i+j} x_i y_j$ expresses the bit-level parallelism of the problem

... exposing design freedom thanks to **associativity** and **commutativity** of the \sum
(and a few other boolean tricks)

The historical bit heap was invented for building multipliers

$$\begin{aligned} XY &= \left(\sum_{i=0}^3 2^i x_i\right) \times \left(\sum_{j=0}^3 2^j y_j\right) \\ &= \sum_{i,j} 2^{i+j} x_i y_j \end{aligned}$$

A multiplier is an architecture that computes this sum.




Historical motivation for bit heaps:

$\sum_{i,j} 2^{i+j} x_i y_j$ expresses the bit-level parallelism of the problem

... exposing design freedom thanks to **associativity** and **commutativity** of the \sum
(and a few other boolean tricks)


Beyond product

$$XY = \sum_{i,j} 2^{i+j} x_i y_j$$




Beyond product

$$A + XY = \sum_i 2^i a_i + \sum_{i,j} 2^{i+j} x_i y_j$$




Beyond product

$$A + XY = \sum_{w,h} 2^w b_{w,h}$$



Beyond product

$$A + XY = \sum_{w,h} 2^w b_{w,h}$$



When generating an architecture

consider **only one big sum of weighted bits**

- get rid of artificial sequentiality (inside operators, and between operators)
- focus on true timing information (e.g. critical path delay of each weighted bit)
- A global optimization instead of several local ones (and solved by ILP)

Well beyond product

A bit heap is anything that can be developed as $\sum_{w,h} 2^w b_{w,h}$

- the sum of two bit heaps is obviously a bit heap
- the product of two bit heaps is also a bit heap

Well beyond product

A bit heap is anything that can be developed as $\sum_{w,h} 2^w b_{w,h}$

- the sum of two bit heaps is obviously a bit heap
- the product of two bit heaps is also a bit heap

Any polynomial of multiple variables is a bit heap

... where each $b_{w,h}$ is the AND of a few input bits.

This includes sums of squares, FIR filters, etc

Well beyond product

A bit heap is anything that can be developed as $\sum_{w,h} 2^w b_{w,h}$

- the sum of two bit heaps is obviously a bit heap
- the product of two bit heaps is also a bit heap

Any polynomial of multiple variables is a bit heap

... where each $b_{w,h}$ is the AND of a few input bits.


This includes sums of squares, FIR filters, etc

And then more

- A huge class of function may be *approximated* by polynomials
- The $b_{w,h}$ may be read from arbitrary look-up tables
- An operator may include several bit heaps


A good hammer transforms every problem into a nail

A sine/cosine architecture (HEART 2013)




A good hammer transforms every problem into a nail


A sine/cosine architecture (HEART 2013) mostly consists of **5 bit heaps**




A bit heap for $Z - Z^3/6$ in the previous architecture





Bit heaps for other operators and filters



Computing the sum: bit heap compression




Computing the sum: bit heap compression





Computing the sum: bit heap compression

• : ; ; ; : •





Computing the sum: bit heap compression





A *full adder* (FA) inputs three bits of the same weight and outputs their sum, written in binary on two bits.

Computing the sum: bit heap compression





Let us pave the bit heap with as many FA as possible. They work in parallel.
We obtain a new bit heap

Computing the sum: bit heap compression



Some of the initial bits remain uncompressed.

Computing the sum: bit heap compression





Some of the initial bits remain uncompressed.

They are simply transferred to the new bit heap.

Now let's compress this new bit heap.

Computing the sum: bit heap compression





On FPGAs, fancy compressors are possible.

This one costs 3 LUT5 working in parallel to compress 5 bits into 3.



All things considered, it is more efficient than using FAs.

Computing the sum: bit heap compression




... and another full adder in parallel

Computing the sum: bit heap compression




... and some bits untouched.

Computing the sum: bit heap compression



Finally, a bit heap of height ≤ 2
can be compressed by an **adder**
(a *fast adder* in VLSI,
using the *fast carry chain* on FPGAs)



Was it the optimal solution?

Answer is of course: it depends!

- on the target FPGA
- on the cost function to optimize (latency, or area, or ...)

I used to write ad-hoc heuristics for bit heap compression.

The first wave of an invasion of optimization techniques



Martin Kumm and Peter Zipf.



Pipelined Compressor Tree Optimization Using Integer Linear Programming
FPL, 2014.



Martin Kumm and Johannes Kappauf.

Advanced Compressor Tree Synthesis for FPGAs.
IEEE Transactions on Computers, 2018

This 11-year-old operator has improved by magic...



Why fantastic arithmetic beasts didn't take over the world (and how to address it)

Careless PhD students and their pets gone wrong

Fantastic but not evil: circuits computing just right

Fantastic arithmetic beasts escaped to vendor tools

Bit heaps: the mutant biology of arithmetic beasts

Why fantastic arithmetic beasts didn't take over the world (and how to address it)

Backup slides

As a tool for real-world designers, FloPoCo is mostly useless

The project is in a double **technological dead-end**

- on the **input**:

we cannot expect every designer to have read all our papers
(e.g. to know that there exists a floating-point divider-by-3.)

Example of bug report by a highly valued user

```
./flopoco FPConstMult wE=8 wF=23 constant=0.3333
```

Can you see what is wrong here?

As a tool for real-world designers, FloPoCo is mostly useless

The project is in a double **technological dead-end**

- on the **input**:

we cannot expect every designer to have read all our papers
(e.g. to know that there exists a floating-point divider-by-3.)

Example of bug report by a highly valued user

```
./flopoco FPConstMult wE=8 wF=23 constant=0.3333
```

Can you see what is wrong here?

$\approx 1/3 \pm 2^{-14}$ Argh! Not Computing Just Right!

As a tool for real-world designers, FloPoCo is mostly useless

The project is in a double **technological dead-end**

- on the **input**:

we cannot expect every designer to have read all our papers
(e.g. to know that there exists a floating-point divider-by-3.)


Example of bug report by a highly valued user

```
./flopoco FPConstMult wE=8 wF=23 constant=0.3333
```

Can you see what is wrong here?

$\approx 1/3 \pm 2^{-14}$ Argh! Not Comp

(all real-world designers should buy the book, though)



As a tool for real-world designers, FloPoCo is mostly useless

The project is in a double **technological dead-end**

- on the **input**:


we cannot expect every designer to have read all our papers
(e.g. to know that there exists a floating-point divider-by-3.)

Example of bug report by a highly valued user

```
./flopoco FPConstMult wE=8 wF=23 constant=0.3333
```

Can you see what is wrong here?

$\approx 1/3 \pm 2^{-14}$ Argh! Not Comp



(all real-world designers should buy the book, though)

- on the **output**: the future is HLS, but
flopoco-generated VHDL is incompatible with HLS

- a-posteriori interfacing is barely possible (and painful)
but result will be inefficient anyway

as long as HLS doesn't control the computation at the core of the loop nest

Why should I care about real-world designers, I am an academic

Should these fantastic arithmetic beasts remain chained in an ivory tower?

Why should I care about real-world designers, I am an academic

Should these fantastic arithmetic beasts remain chained in an ivory tower?


We need an HLS framework

An HLS framework where we can

- detect interesting *operations* (or compound operations)
- to convert them to efficient application-specific *operators*
 - by invoking a FloPoCo-like tool automatically

It sounds like Another Grand Plan


Escaping the FloPoCo ivory tower:



It sounds like Another Grand Plan

Escaping the FloPoCo ivory tower:

- MLIR:
Multi-Level Intermediate
Representation




MLIR

It sounds like Another Grand Plan

Escaping the FloPoCo ivory tower:


- MLIR:
Multi-Level Intermediate Representation
 - helps defining domain-specific Intermediate Representations (“dialects”)



It sounds like Another Grand Plan

Escaping the FloPoCo ivory tower:

- MLIR:
Multi-Level Intermediate Representation
 - helps defining domain-specific Intermediate Representations (“dialects”)
 - ... and program transformation / optimization passes
 - ... from high-level languages to assembly code, or... Verilog.




It sounds like Another Grand Plan

Escaping the FloPoCo ivory tower:

- MLIR:
Multi-Level Intermediate Representation

- helps defining domain-specific Intermediate Representations (“dialects”)
- ... and program transformation / optimization passes
- ... from high-level languages to assembly code, or... Verilog.


(it was a very simplified overview)



It sounds like Another Grand Plan

Escaping the FloPoCo ivory tower:


- MLIR:
Multi-Level Intermediate Representation
 - helps defining domain-specific Intermediate Representations (“dialects”)
 - ... and program transformation / optimization passes
 - ... from high-level languages to assembly code, or... Verilog.
- (it was a very simplified overview)
- All we need is a few bridges



It sounds like Another Grand Plan

Escaping the FloPoCo ivory tower:


- MLIR:
Multi-Level Intermediate Representation
 - helps defining domain-specific Intermediate Representations (“dialects”)
 - ... and program transformation / optimization passes
 - ... from high-level languages to assembly code, or... Verilog.
- (it was a very simplified overview)
- All we need is a few bridges
- ... and quite a lot of janitoring



It sounds like Another Grand Plan

Escaping the FloPoCo ivory tower:


- MLIR:
Multi-Level Intermediate Representation
 - helps defining domain-specific Intermediate Representations (“dialects”)
 - ... and program transformation / optimization passes
 - ... from high-level languages to assembly code, or... Verilog.
- (it was a very simplified overview)
- All we need is a few bridges
 - ... and quite a lot of janitoring
 - ... then we can write endless arithmetic optimization passes



It sounds like Another Grand Plan

Escaping the FloPoCo ivory tower:

- MLIR:
Multi-Level Intermediate Representation
 - helps defining domain-specific Intermediate Representations (“dialects”)
 - ... and program transformation / optimization passes
 - ... from high-level languages to assembly code, or... Verilog.
- (it was a very simplified overview)
- All we need is a few bridges
 - ... and quite a lot of janitoring
 - ... then we can write endless arithmetic optimization passes



Doesn't it look like a winning move?

Thanks for your attention


Save petrol! Save the planet! Don't move useless metal! Ride a bicycle!

Thanks for your attention

*Save petrol! Save the planet! Don't move useless metal! Ride a bicycle!
Save routing! Save power! Don't move useless bits around!*

Thanks to all the FloPoCo contributors:

H.Abdoli, S. Banescu, L. Besème, A. Böttcher, N. Bonfante,
N. Brunie, R. Bouarah, V. Capelle, M. Christ, C. Collange,
Q. Corradi, O. Desrentes, J. Detrey, A. Dudermeil, P. Echeverría,
F. Ferrandi, N. Fiege, L. Forget, M. Grad, M. Hardieck,
V. Huguet, K. Illyes, M. Istoan, M. Joldes, J. Kappauf, C. Klein,
M. Kleinlein, K. Klug, M. Kumm, J. Kühle, K. Kullmann,
L. Ledoux, J. Marchal, D. Mastrandrea, K. Möller, R. Murillo,
B. Pasca, B. Popa, X. Pujol, G. Sergent, V. Schmidt,
D. Thomas, R. Tudoran, A. Vasquez, A. Volkova.



<http://flopoco.org/>

and the authors of GMP, MPFR, Sollya, SCIP, nvc, L^AT_EX, TikZ, ...

Backup slides

Careless PhD students and their pets gone wrong

Fantastic but not evil: circuits computing just right

Fantastic arithmetic beasts escaped to vendor tools

Bit heaps: the mutant biology of arithmetic beasts

Why fantastic arithmetic beasts didn't take over the world (and how to address it)

Backup slides

FloPoCo can generate an infinite number of operators.
Obviously, I haven't tested them all.

Every operator comes with its specific test bench


```
./flopoco FixFunctionByPiecewisePoly f="exp(x*x)" lsbIn=-24 lsbOut=-24 d=3  
TestBench
```

- based on `operator(X) = quantization(operation(X))`
- `emulate()` method is a few lines of code
 - based on trusted stuff such as MPFR and Sollya
 - and we write it first, and it is easy to audit
 - it should really be called `specification()`

It would be too simple, people would complain

Sometimes correct rounding is too expensive to implement, or just impossible to guarantee...

Faithful rounding: the next best thing




Two equivalent specifications:

- The output Y of the operator may be one of the two numbers surrounding $f(X)$. When $f(X)$ is a machine number, then $Y = f(X)$.
- The difference between the output value Y and $f(x)$ is strictly smaller than u .

It would be too simple, people would complain

Sometimes correct rounding is too expensive to implement, or just impossible to guarantee...

Faithful rounding: the next best thing



Two equivalent specifications:

- The output Y of the operator may be one of the two numbers surrounding $f(X)$. When $f(X)$ is a machine number, then $Y = f(X)$.
- The difference between the output value Y and $f(x)$ is strictly smaller than u .

Slightly less accurate than correct rounding, but still:

if you add one bit to the output, you divide u by 2, hence double the accuracy.

Parenthesis: binary for theoretical physicists (and other signal people)


- $2^{10} \approx 10^3$ (kBytes are actually 1024 bytes).
- Another point of view : $10 \log_{10}(2) \approx 3$
- In other words, 1 bit ≈ 3 dB

I don't count signal/noise ratio in dB, I count accuracy in bits.

But it is the same thing.


Performance through pipelining

A combinatorial operator, with registers that produce its inputs and consume its outputs




Performance through pipelining

The same operator, pipelined into $N = 4$ stages: frequency can be multiplied by 4.




A more realistic example



```
./flopoco fpadd we=8 wf=23
```

A more realistic example



```
./flopoco frequency=200 fpadd we=8 wf=23
```

Adds 3 synchronization barriers:

- FloPoCo reports a pipeline depth of 3,
- meaning that there are 4 pipeline stages

Frequency-directed pipelining

The same FPAdder, pipelined for 300MHz:

```
./flopoco frequency=300 FPAdd wE=8 wF=23
```

Frequency-directed pipelining

The same FPAdder, pipelined for 300MHz:

```
./flopoco frequency=300 FPAdd wE=8 wF=23
```

FloPoCo interface to pipeline construction

“Please pipeline this operator to work at 200MHz”

Frequency-directed pipelining

The same FPAdder, pipelined for 300MHz:

```
./flopoco frequency=300 FPAdd wE=8 wF=23
```

FloPoCo interface to pipeline construction

“Please pipeline this operator to work at 200MHz”

Not the choice made by other core generators...

Frequency-directed pipelining

The same FPAdder, pipelined for 300MHz:

```
./flopoco frequency=300 FPAdd wE=8 wF=23
```

FloPoCo interface to pipeline construction

“Please pipeline this operator to work at 200MHz”

Not the choice made by other core generators...

... but better because *compositional*

When you assemble components working at frequency f ,
you obtain a component working at frequency f .

Examples of pipeline

```
./flopoco frequency=400 FPAdd wE=8 wF=23
```

Final report:

```
|---Entity FPAdder_8_23_uid2_RightShifter  
|   Pipeline depth = 1  
|---Entity IntAdder_27_f400_uid7  
|   Pipeline depth = 1  
|---Entity LZCShifter_28_to_28_counting_32_uid14  
|   Pipeline depth = 4  
|---Entity IntAdder_34_f400_uid17  
|   Pipeline depth = 1  
Entity FPAdder_8_23_uid2  
  Pipeline depth = 9
```

```
./flopoco frequency=200 FPAdd wE=8 wF=23
```

Final report:

```
(...)  
  Pipeline depth = 4
```

Of course the frequency depends on the target FPGA

```
./flopoco target=Zynq7000 frequency=200 FPAdd wE=8 wF=23
```

Final report:

(...)

Pipeline depth = 5

```
./flopoco target=VirtexUltrascalePlus frequency=200 FPAdd wE=8 wF=23
```

Final report:

(...)

Pipeline depth = 1

Altera and Xilinx targets supported in the stable branch (at various levels of accuracy, in various versions): [Spartan3](#), [Zynq7000](#), [Virtex4](#), [Virtex5](#), [Virtex6](#), [Kintex7](#), [VirtexUltrascalePlus](#), [StratixII](#), [StratixIII](#), [StratixIV](#), [StratixV](#), [CycloneII](#), [CycloneIII](#), [CycloneIV](#), [CycloneV](#).

We do our best but we know it's hopeless

The actual frequency obtained will depend on the whole application (placement, routing pressure etc)...

- best-effort philosophy,
- aiming to be accurate to 10% for an operator synthesized alone
- asking a higher frequency provides a deeper pipeline

We do our best but we know it's hopeless

The actual frequency obtained will depend on the whole application (placement, routing pressure etc)...

- best-effort philosophy,
- aiming to be accurate to 10% for an operator synthesized alone
- asking a higher frequency provides a deeper pipeline


And a big TODO: VLSI targets.

And a few extras

Options `generateFigures` and `dependencyGraph` produce figures...

```
./flopoco frequency=200 dependencygraph=full fpadd we=8 wf=23
```

creates a dot dot/ directory containing this:




And a few extras

Options `generateFigures` and `dependencyGraph` produce figures...

```
./flopoco frequency=200 dependencygraph=full fpadd we=8 wf=23
```

creates a dot dot/ directory containing this:



Helper functions for encoding/decoding FP format, if you want to check the testbench...

- `fp2bin 9 36 3.1415926`
- `bin2fp 9 36 010100000000100100100001111110110100110100010011`