

The Cycle-Accurate Game Boy Docs

Version 0.X

by Antonio Niño Díaz (AntonioND)



Antonio Niño Díaz (AntonioND), 2014

This work is licensed under the Creative Commons Attribution 4.0 International License. To view a copy of this license, visit <http://creativecommons.org/licenses/by/4.0/>.

Index

1. Introduction.....	4
2. Memory.....	5
General Memory Map.....	5
Jump Vectors in ROM0.....	5
Cartridge Header in ROM0.....	5
External Memory and Hardware.....	5
I/O Register Unreadable Bits.....	6
Boot ROMs.....	6
FF70h – SVBK – GBC Mode – WRAM Bank (R/W).....	6
FF4Fh – VBK – GBC Mode – VRAM Bank (R/W).....	6
3. CPU.....	7
General Information.....	7
Initial Register Values.....	7
CPU Instruction Set.....	7
HALT Mode.....	7
STOP Mode.....	8
Entering STOP Mode correctly.....	8
FF4Dh – KEY1 – GBC Mode – Speed Switch (R/W).....	8
Speed Switch.....	8
Undefined Opcodes.....	9
4. Interrupts.....	10
Vector 0040h – Vertical Blanking Interrupt.....	10
Vector 0048h – LCD STAT Interrupt.....	10
Vector 0050h – Timer Interrupt.....	10
Vector 0058h – Serial Interrupt.....	10
Vector 0060h – Joypad Interrupt.....	10
IME – Interrupt Master Enable Flag.....	10
FF0Fh – IF – Interrupt Flags (R/W).....	11
FFFFh – IE – Interrupt Enable (R/W).....	11
Interrupt Handling.....	11
The HALT Instruction Behaviour.....	11
5. Timer.....	13
FF04h – DIV – Divider Register (R/W*).....	13
Interaction with APU.....	14
FF05h – TIMA – Timer Counter (R/W).....	14
FF06h – TIMA – Timer Modulo (R/W).....	14
FF07h – TAC – Timer Control (R/W).....	14
Timer Obscure Behaviour.....	14
Timer Overflow Behaviour.....	17
6. Serial.....	19
7. Joypad.....	20
FF00h – P1 – Joypad (R/W).....	20
Reading the Joypad.....	20
Joypad Interrupt.....	21
Software-Triggered Joypad Interrupt.....	21
8. Video controller.....	22
The LCD.....	22
STAT Interrupt.....	22

9. DMA.....	23
FF46h – DMA – OAM DMA Transfer (R/W).....	23
FF51h – HDMA1 – GBC Mode – HDMA Source, High (W).....	23
FF52h – HDMA2 – GBC Mode – HDMA Source, Low (W).....	23
FF53h – HDMA3 – GBC Mode – HDMA Destination, High (W).....	23
FF54h – HDMA4 – GBC Mode – HDMA Destination, Low (W).....	23
FF55h – HDMA5 – GBC Mode – HDMA Length/Mode/Start (R/W).....	24
GDMA – General Purpose DMA.....	24
HDMA – H-Blank DMA.....	24
GDMA/HDMA Allowed Source Addresses.....	25
10. Audio Processing Unit.....	26
11. The Game Boy Cartridge.....	27
Memory Bank Controller.....	27
12. Credits.....	28

1. Introduction

Since nobody seems to care about documenting the Game Boy good enough to make a cycle-accurate emulator (the only “documentation” there is right now is the source code of the emulator [Gambatte](#), and it requires a lot of time to understand how it works), I've decided to document it myself. The reason is that I'm making my own GB emulator and I just can't find any of the information I want, so I decided to document the GB while I code my own open-source emulator ([GiiBiiAdvance](#)) and check if my assumptions are correct. I started with the timer, but I plan to document the complete Game Boy and Game Boy Color.

I'm using information from the [Pan Docs](#) (a LOT from here, in fact), the source code of [Gambatte](#) and some other documents by other authors (all of them in the credits of this file), but the most important source of knowledge about the Game Boy is the Game Boy itself! That's why I've created lots of test ROMs to verify specific behaviours of the original hardware. I have an original GB, a GB Pocket, two different GB Color, a GB Advance and a GBA SP. While most of the test give the same results in every hardware, there are some things that are different, so I've tried to document them as detailed as I can.

Here are some abbreviations and nomenclature I'll use in this document:

- DMG/GB: Original Game Boy (Dot Matrix Game)
- MGB/GBP: Game Boy Pocket / Game Boy Light
- SGB/SGB2: Super Game Boy / Super Game Boy 2
- CGB/GBC: Game Boy Color
- AGB/GBA: Game Boy Advance
- AGS/GBA SP: Game Boy Advance SP
- Clock: Oscillator clock frequency is 4194304 Hz (8388608 Hz in double speed mode)
- Cycle: CPU cycle frequency is 1048576 Hz (2097152 Hz in double speed mode)

Whenever I write sample code I'll use [RGBDS](#) syntax, and I'll use the definitions of the file “Gameboy Hardware definitions” (hardware.inc).

2. Memory

General Memory Map

Addresses	Name	Description
0000h – 3FFFh	ROM0	Non-switchable ROM Bank.
4000h – 7FFFh	ROMX	Switchable ROM bank.
8000h – 9FFFh	VRAM	Video RAM, switchable (0-1) in GBC mode.
A000h – BFFFh	SRAM	External RAM in cartridge, often battery buffered.
C000h – CFFFh	WRAM0	Work RAM.
D000h – DFFFh	WRAMX	Work RAM, switchable (1-7) in GBC mode
E000h – FDFh	UNUSED1	Different behaviour depending on GB model.
FE00h – FE9Fh	OAM	(Object Attribute Table) Sprite information table.
FEA0h – FEFFh	UNUSED2	Unusable memory. TODO: TEST
FF00h – FF7Fh	I/O Registers	I/O registers are mapped here.
FF80h – FFEh	HRAM	Internal CPU RAM
FFFFh	IE Register	Interrupt enable flags.

Jump Vectors in ROM0

Some addresses in ROM0 are jump vectors:

0000h, 0008h, 0010h, 0018h, 0020h, 0028h, 0030h, 0038h – For RST instruction of CPU.
0040h, 0048h, 0050h, 0058h, 0060h – Interrupt Vectors (VBL, LCD, Timer, Serial, Joypad)

Unused vectors may be used for whatever purpose the program wants. RST are special instructions like CALL, but they are 1 byte long instructions (CALL are 3 bytes long) and need 2 cycles less.

Cartridge Header in ROM0

The data from 100h to 14Fh of the ROM bank 0 is the ROM header. Contains some information about the program and the cartridge used. Some games don't fill correctly this area, though. For more information, read the chapter about it.

External Memory and Hardware

Areas from 0000h – 7FFFh and A000h – BFFFh are mapped to the cartridge. The first area is usually used for ROM, and the second one is used for RAM and external registers (if any). Writes to ROM area are interpreted by the Memory Bank Controller (MBC) chip.

I/O Register Unreadable Bits

All unreadable bits of I/O registers return 1. In general, all unused bits in I/O registers are unreadable so they return 1. Some exceptions are:

- Unknown purpose (if any) registers. Some bits of them can be read and written.
- The IE register (only the 5 lower bits are used, but the upper 3 can hold any value).

Boot ROMs

All Game Boy models have a small program that is run when the GB is powered on. This program initializes some registers and some memory areas (depending on the model) and performs some checks with values in the ROM header. So far (2014/11) have been dumped:

- DMG: Mapped to 0000h – 00FFh.
- MGB: Mapped to 0000h – 00FFh. It has been dumped from a Game Boy Pocket, it is unknown if Game Boy Light has a different one. Probably not, since DMG and MGB are only 1 byte different.
- SGB: Mapped to 0000h – 00FFh.
- CGB: Mapped to 0000h – 00FFh and 0200h – 0900h.

FF70h – SVBK – GBC Mode – WRAM Bank (R/W)

This register selects the WRAM bank mapped to D000h – DFFFh. If bank 0 is selected, the actual mapped bank is 1, but the register will still read 0. The bank at C000h – CFFFh is always 0.

Only the lower 3 bits are (R/W), the rest return '1'. In DMG and GBC in DMG mode it returns FFh.

Bits 0-2 - Select WRAM Bank

FF4Fh – VBK – GBC Mode – VRAM Bank (R/W)

This register selects the VRAM bank mapped to 8000h – 9FFFh.

Only the lower bit is (R/W), the rest return '1'. In DMG it returns Fh. In GBC in DMG mode it returns FEh (always bank 0 selected).

Bit 0 - Select VRAM Bank

Memory at 8000h – 97FFh contains 192 tiles in both banks. Memory at 9800h – 9FFFh contains two 32×32 tile maps in bank 0, and the corresponding attribute maps in bank 1.

Unused Memory Area at E000h – FDFFh

In CGB/AGB/AGS this area is just a mirror of the WRAM. Reads and writes from this area are redirected to C000h – DFFFh.

In DMG/MGB(/SGB?) this area works a bit different:

- Writes to this area are redirected to both WRAM (C000h – DFFFh) and SRAM (A000h – BDFFh) areas.

- Reads from this area are calculated by reading from WRAM and SRAM, and then performing a bitwise AND to the two values.

This means that when SRAM is disabled this is just a mirror of WRAM like CGB (as SRAM would read FFh and writes to SRAM are ignored).

TODO: TEST (again)

Unused Memory Area at FEA0h – FEFFh

TODO: TEST

3. CPU

General Information

The Game Boy CPU has an 8-bit data bus and a 16-bit address bus. It has 8 bit and 16 bit registers, and some of the 8 bit registers can be used together:

CPU Registers

16bit	Hi	Lo	Name/Function
AF	A	-	Accumulator & Flags
BC	B	C	
DE	D	E	
HL	H	L	
SP	-	-	Stack Pointer
PC	-	-	Program Counter

Flag Register

Bit	Name	Explanation
7	Z	Zero Flag
6	N	Add/Sub Flag (BCD)
5	H	Half Carry Flag (BCD)
4	C	Carry Flag
3-0	-	Not used (always zero)

Contains information about the last instruction that affected the flags.

The Zero Flag and the Carry Flag are used for conditional instructions. The Carry flag is also used by arithmetic and logic instructions.

The BCD Flags are used only by DAA instruction.

Initial Register Values

The initial register values depend on the Game Boy model:

Register	DMG	MGB	SGB	SGB2	CGB	AGB	AGS
AF	01B0h	FFB0h	0100h		1180h		
BC	0013h	0013h	0014h		0000h		
DE	00D8h	00D8h	0000h		0008h		
HL	014Dh	014Dh	C060h		007Ch		
SP	FFFEh	FFFEh	FFFEh		FFFEh		
PC	0100h	0100h	0100h	0100h	0100h	0100h	0100h

Todo: verify on hardware

CPU Instruction Set

Random notes:

- EI instruction enables IME the following cycle to its execution. RETI doesn't have this behaviour, it enables them right away. DI doesn't have any delay either.
- HALT, when it doesn't enter the HALT mode, needs 4 clocks to complete.

HALT Mode

...

STOP Mode

During STOP mode all the Game Boy is halted, even peripherals like the sound. The LCD behaves differently in each hardware.

LCD OFF:

- DMG/MGB: LCD OFF. No sound.
- GBC/GBA: Black screen. Sound.

LCD ON:

- DMG/MGB: White screen. No sound.
- GBC/GBA: White screen. Sound.

Entering STOP Mode correctly

In order to enter it correctly some of the the P1 select bits should be selected (to select buttons to exit STOP mode) and IE should be 00h. If no output lines of P1 are selected (set to '0') STOP mode will never exit. Sample code:

```
ld  a,[rIE]
ld  b,a      ; Save IE.
xor  a,a
ld  [rIE],a ; Clear IE.
ld  a,$00
ld  [rP1],a ; Select both joypad lines to exit with any button.

stop

ld  a,b
ld  [rIE],a ; Restore IE
```

FF4Dh – KEY1 – GBC Mode – Speed Switch (R/W)

This register is used to prepare the GBC to switch between double and single speed modes. It also

tells the current mode the CPU is on. GBC starts in single speed mode.

Bit 7 - Current Speed (0=Normal, 1=Double) (Read Only)
Bit 0 - Prepare Speed Switch (0=No, 1=Prepare) (Read/Write)

The other bits are unused and return '1'. In DMG and GBC in DMG mode this register returns FFh (even though the CPU is in single speed mode).

After switching speed, bit 0 will be cleared automatically.

The only circuits not affected by a speed switch are the video and audio ones.

Speed Switch

CPU speed switch takes $128 \times 1024 - 76$ clocks (including the clocks to fetch and execute the STOP instruction). It needs the same clock amount when switching from single speed and from double speed. I've measured it with the timer, so the 76 clocks could be there because at some point during the speed change the clock does weird things. Sample code to switch speed:

```
CPU_fast:
    ld a,[rKEY1]
    bit 7,a
    jr z,CPU_switch ; Check if CPU is in double speed mode.
    ret

CPU_slow::
    ld a,[rKEY1]
    bit 7,a
    jr nz,CPU_switch ; Check if CPU is in single speed mode.
    ret

CPU_switch:
    ld a,[rIE]
    ld b,a ; Save IE.
    xor a,a
    ld [rIE],a ; Clear IE.
    ld a,$30
    ld [rP1],a ; Disable joypad lines.
    ld a,$01
    ld [rKEY1],a ; Prepare CPU for speed switch.

    stop ; Switch speed.

    ld a,b
    ld [rIE],a ; Restore IE.
    ret
```

- If P1 register bits 4 or 5 are selected (set to '0') and any key is pressed during the speed switch, the CPU will hang, probably because of the STOP mode being cancelled.

- During speed switch, no HDMA is executed, even though all peripherals keeps running, because it depends on the CPU.

Undefined Opcodes

Undefined opcodes hang the CPU, but sound (even fade in/out and that kind of things) and video hardware keep working. Probably serial keeps working, but that has not been tested.

The exception is opcodes in the form 10h XXh where XXh is not 00h. That format of opcode (corrupted STOP) will switch the LCD on.

4. Interrupts

Vector 0040h – Vertical Blanking Interrupt

This interrupt is triggered when the LCD controller enters V-Blank. This doesn't happen if the LCD is off. For more information read the video controller chapter.

Vector 0048h – LCD STAT Interrupt

This interrupt can be configured to be triggered when some LCD events happen (like starting to draw a scanline specified in LYC register). For more information read the video controller chapter.

Vector 0050h – Timer Interrupt

This interrupt is requested when TIMA overflows. There is a delay of one CPU cycle between the overflow and the IF flag being set. For more information read the timer chapter.

Vector 0058h – Serial Interrupt

This interrupt is requested when a serial transfer of 1 byte is complete. For more information read the serial chapter.

Vector 0060h – Joypad Interrupt

This interrupt is triggered when there is a transition from '1' to '0' in one of the P1 input lines. For more information read the joypad chapter.

IME – Interrupt Master Enable Flag

This flag is not mapped to memory and can't be read by any means. The meaning of the flag is not to enable or disable interrupts. In fact, what it does is enable the jump to the interrupt vectors.

0 = Disable jump to interrupt vectors.
1 = Enable jump to interrupt vectors.

IME can only be set to '1' by the instructions EI and RETI, and can only be set to '0' by DI (and the CPU when jumping to an interrupt vector).

Note that EI doesn't enable the interrupts the same cycle it is executed, but the next cycle:

```
di
ld  a, IEF_TIMER
ld  [rIE], a
ld  [rIF], a
ei
inc a ; This is still executed before jumping to the interrupt vector.
inc a ; This is executed after returning.
ld  [hl+], a
```

FF0Fh – IF – Interrupt Flags (R/W)

Only the 5 lower bits of this register are (R/W), the others return '1' always when read.

Bit 4 – Joypad Interrupt Requested (1=Requested)
Bit 3 – Serial Interrupt Requested (1=Requested)
Bit 2 – Timer Interrupt Requested (1=Requested)
Bit 1 – LCD STAT Interrupt Requested (1=Requested)
Bit 0 – Vertical Blank Interrupt Requested (1=Requested)

Each bit is set to 1 automatically when an internal signal from that subsystem goes from '0' to '1'. This is specially important in the case of LCD STAT interrupt, as it will be explained in the video controller chapter. The bits in this register can be set or reset manually too, the CPU will handle them the same way as when they are set by a real event.

FFFFh – IE – Interrupt Enable (R/W)

All 8 bits of this register are (R/W), but only the 5 lower ones are used by the interrupt handler.

Bit 4 – Joypad Interrupt Enable (1=Enable)
Bit 3 – Serial Interrupt Enable (1=Enable)
Bit 2 – Timer Interrupt Enable (1=Enable)
Bit 1 – LCD STAT Interrupt Enable (1=Enable)
Bit 0 – Vertical Blank Interrupt Enable (1=Enable)

Interrupt Handling

Interrupts are checked before fetching a new instruction. If any IF flag and the corresponding IE flag are both '1' and IME is set to '1' too, the CPU will push the current PC into the stack, will jump to the corresponding interrupt vector and set IME to '0'. If IME is '0', this won't happen.

If 2 or more interrupts are requested at the same time and the corresponding IE bits are set, the vector with lower address has higher priority (vertical blank has the highest priority, joypad the lowest priority).

It takes 20 clocks to dispatch an interrupt.

The correct instruction to return from an interrupt vector is RETI, as it returns and enables interrupts in the same instruction. If the program needs to handle interrupts during an interrupt procedure, they can be enabled again with EI.

The HALT Instruction Behaviour

HALT instruction has three different behaviours depending on IME, IE and IF. It behaves the same way in all Game Boy models.

- IME = 1

HALT executed normally. CPU stops executing instructions until $(IE \& IF \& 1F) \neq 0$. When a flag in IF is set and the corresponding IE flag is also set, the CPU jumps to the interrupt vector. The return address pushed to the stack is the next instruction to the HALT, not the HALT itself.

- IME = 0

- (IE & IF & 1Fh) = 0

HALT mode is entered. It works like the IME = 1 case, but when a IF flag is set and the corresponding IE flag is also set, the CPU doesn't jump to the interrupt vector, it just continues executing instructions.

- (IE & IF & 1Fh) != 0

HALT mode is not entered. HALT bug occurs: The CPU fails to increase PC when executing the next instruction. This results on weird behaviour. For example:

One byte long instructions:

```
xor  a,a
halt
inc  a      ; PC fails to increase, it is executed twice.
ld   [hl+],a
```

The equivalent code with a non-bugged HALT instruction would be:

```
xor  a,a
halt
inc  a
inc  a
ld   [hl+],a ; [hl] is set to 2
```

With instructions that need more than one byte the results can be even worse:

```
xor  a,a
halt
ld   a,$14  ; $3E $14 is executed as $3E $3E $14
ld   [hl+],a
```

The equivalent code with a non-bugged HALT instruction would be:


```
xor  a,a
halt
ld   a,$3E  ; $3E $3E
inc  d      ; $14
ld   [hl+],a ; [hl] is set to $3E, and register d is incremented
```

One way to prevent this bug is to always add a NOP instruction after the HALT.

There are no extra clocks as a result of this bug, only the corresponding to the actually executed instructions.

5. Timer

The Game Boy timer subsystem is formed by the three timer registers (TIMA, TMA and TAC), and the DIV register. This is a simplified schematic:



FF04h – DIV – Divider Register (R/W*)

It works by using an internal system 16 bit counter. The counter increases each clock (4 clocks per nop) and the value of DIV is the 8 upper bits of the counter: it increases every 256 oscillator clocks. The value of DIV is the actual bits of the system internal counter, not a mirror, not a register that increases with the system internal counter: The actual bits of the counter mapped to memory.

DIV overflows at 64 Hz in normal speed mode, 128 Hz in double speed mode. It can be written, but its value resets to 0 no matter what the value written is. In fact, the whole system internal counter is set to 0. DIV is just its the 8 MSB of that counter, so DIV is set to 0 too.

- Serial clock is not derived from this counter, it is not affected by DIV register.

The initial values (when PC=0100h) of the internal counter for the different Game Boy models are:

- DMG/MGB: ABCCh.
- SGB/SGB2: Not tested. Different from DMG (different boot ROM).

- CGB: 1EA0h (GBC game), 267Ch (DMG game, no user interaction during boot).
- AGB/AGS: 1EA4h (GBC game), 2680h (DMG game, no user interaction during boot).

Interaction with APU

- The APU uses the DIV to update sweep (channel 1), fade in/out and time out, the same way the timer uses it to update itself.
- In normal speed mode the APU updates when bit 5 of DIV goes from 1 to 0 (256 Hz). In double speed mode, bit 6.
- Writing to DIV every instruction, for example, will make the APU produce the same frequency with the same volume even if sweep and fade out are enabled.
- Writing to DIV doesn't affect the frequency itself. The waveform generation is driven by another timer.

FF05h – TIMA – Timer Counter (R/W)

This register holds an 8 bit value that is the timer counter, it increases at a certain frequency until it overflows. In that moment, the value in register TMA is loaded into TIMA and an interrupt is requested if the corresponding IE flag is set and IME is set. The interrupt vector address is 0050h.

FF06h – TIMA – Timer Modulo (R/W)

The 8 bit value in this register is loaded into TIMA when it overflows.

FF07h – TAC – Timer Control (R/W)

This register enables/disables the timer and sets its frequency.

```

Bit      2 - Timer Enable (0=Disable, 1=Enable)
Bits 1-0 - Main Frequency Divider
          00:  4096 Hz (Increase every 1024 clocks)
          01: 262144 Hz (  "      "      16 clocks)
          10: 65536 Hz (  "      "      64 clocks)
          11: 16386 Hz (  "      "      256 clocks)

```


Only the lower 3 bits are (R/W).

Timer Obscure Behaviour

The signal used to increase the TIMA register is generated in a weird way. It selects the actual value of one bit of the system internal counter, and performs an and operation with the enable bit in TAC. This means that writing to the DIV register affects the timer too (writing to timer registers doesn't affect the DIV register).

- For example, if DIV register is written every 12 clocks, even in the fastest timer configuration, it will never increase. If the timer is configured to increase every 64 clocks but the program writes to it every 20 clocks, it will never increase (but it would if it was configured to increase every 16 clocks).

The next picture is a schematic of the relationship between the DIV register and the timer in a DMG or MGB for a better understanding of its behaviour:



As you can see, TAC register only selects the bit of the system internal counter that will be used to increase the timer counter. Then, it performs a logical AND operation with the enable bit in TAC and that signal goes to a falling edge detector.

For example, if timer is configured to increase every 64 clocks, TAC will select bit 5 of the system internal counter. As soon as it overflows from bit 5 and goes back to 0, the falling edge detector will trigger a pulse to increase TIMA register.

This circuit has three problems:

- When writing to DIV register the TIMA register can be increased if the counter has reached half the clocks it needs to increase, since the selected bit by the multiplexer will go from 1 to 0 (which is a falling edge, that will be detected by the falling edge detector).
- When disabling the timer, if the corresponding bit in the system counter is set to 1, the falling edge detector will see a change from 1 to 0, so TIMA will increase. This means that whenever half the clocks of the count are reached, TIMA will increase when disabling the timer.
- When changing TAC register value, if the old selected bit by the multiplexer was 0, the new one is 1, and the new enable bit of TAC is set to 1, it will increase TIMA.

```

IF old_enable == 0 THEN
    glitch = 0 (*)
ELSE
    IF new_enable == 0 THEN
        glitch = (sys_clocks & (old_clocks/2)) != 0
    ELSE
        glitch = ((sys_clocks & (old_clocks/2)) != 0) && ((sys_clocks & (new_clocks/2)) == 0)
    END IF
END IF

```

The sentence marked with a (*) has a different behaviour in GBC (AGB and AGS seem to have strange behaviour even in the other statements). When enabling the timer and maintaining the same frequency it doesn't glitch. When disabling the timer it doesn't glitch either. When another change of value happens (so timer is enabled after the write), the behaviour depends on a race condition, so it cannot be predicted for every device. One possible explanation is that the AND gate corresponding to the enable bit is placed after the edge detector, but I'm not sure about this, so the next schematic shouldn't be trusted:



```

ld a,TACF_16KHZ ; Change this for the desired frequency.
ld [rTAC],a ; Disable timer and load new frequency.
ld a, __TMA_VALUE__ ; __TMA_VALUE__ is any byte value.
ld [rTMA],a ; Load modulo value in both
ld [rTIMA],a ; TMA and TIMA registers.
ld a,TACF_16KHZ|TACF_START
ld [rDIV],a ; Synchronize system counter.
ld [rTAC],a ; Enable timer.

```

If the timer interrupt is going to be used:

```

ld b,~IEF_TIMER
ld a,[rIE]
and a,b
ld [rIE],a ; Clear IE timer flag.

xor a,a ; a = 0
ld [rTIMA],a ; Set TIMA to 0
ld a,TACF_16KHZ
ld [rTAC],a ; Disable timer and load new frequency.
ld a, __TMA_VALUE__ ; __TMA_VALUE__ is any byte value.
ld [rTMA],a ; Load modulo value in both
ld [rTIMA],a ; TMA and TIMA registers.

ld a,[rIF]
and a,b
ld [rIF],a ; Clear IF timer flag.
ld b,IEF_TIMER
ld a,[rIE]
or a,b
ld [rIE],a ; Set IE timer flag.

ld a,TACF_16KHZ|TACF_START
ld [rDIV],a ; Synchronize system counter.
ld [rTAC],a ; Enable timer.

```

Timer Overflow Behaviour

When TIMA overflows, the value from TMA is loaded and IF timer flag is set to 1, but this doesn't happen immediately. Timer interrupt is delayed 1 cycle (4 clocks) from the TIMA overflow. The TMA reload to TIMA is also delayed. For one cycle, after overflowing TIMA, the value in TIMA is 00h, not TMA. This happens only when an overflow happens, not when the upper bit goes from 1 to 0, it can't be done manually writing to TIMA, the timer has to increment itself.

For example (SYS is the system internal counter divided by 4 for easier understanding, each increment of the graph is 1 cycle, not 1 clock):


Timer overflows:

				[A]	[B]		
SYS	FD	FE	FF	00	01	02	03
TIMA	FF	FF	FF	00	23	23	23
TMA	23	23	23	23	23	23	23
IF	E0	E0	E0	E0	E4	E4	E4

Timer doesn't overflow:

				[C]			
SYS	FD	FE	FF	00	01	02	03
TIMA	45	45	45	46	46	46	46
TMA	23	23	23	23	23	23	23
IF	E0	E0	E0	E0	E0	E0	E0


- During the strange cycle [A] you can prevent the IF flag from being set and prevent the TIMA from being reloaded from TMA by writing a value to TIMA. That new value will be the one that stays in the TIMA register after the instruction. Writing to DIV, TAC or other registers won't prevent the IF flag from being set or TIMA from being reloaded.
- If you write to TIMA during the cycle that TMA is being loaded to it [B], the write will be ignored and TMA value will be written to TIMA instead.
- If TMA is written the same cycle it is loaded to TIMA [B], TIMA is also loaded with that value.
- This is a guessed schematic to explain the priorities with registers TIMA and TMA:



TMA is a latch. As soon as it is written, the output shows that value. That explains that when TMA is written and TIMA is being incremented, the value written to TMA is also written to TIMA. It doesn't affect the IF flag, though.

6. Serial

The serial hardware works with an internal timer that can't be reset by any means. This is a diagram of the control part of the serial:



TODO: check, document... everything that goes here...

SB is R/W

Unused bits in SC are 1

masks:

DMG/GBC in DMG mode: 7E

GBC: 7C

7. Joypad

FF00h – P1 – Joypad (R/W)

The buttons of the Game Boy are arranged in the form of a 2x4 matrix. This matrix has 2 input lines (outputs from the CPU) and 4 output lines (inputs from the CPU).


Most programs read from this port several times as a delay to allow the inputs to stabilize.

This register is also used to send command packets to the SNES in the SGB and SGB2 models.

Bit 5 - P15 Select Button Keys (0=Select)
Bit 4 - P14 Select Direction Keys (0=Select)
Bit 3 - P13 Input Down or Start (0=Pressed) (Read Only)
Bit 2 - P12 Input Up or Select (0=Pressed) (Read Only)
Bit 1 - P11 Input Left or Button B (0=Pressed) (Read Only)
Bit 0 - P10 Input Right or Button A (0=Pressed) (Read Only)

Bits 6 and 7 always return 1.

The inputs to the CPU are pulled up by four resistors. They are only '0' when a CPU output is selected (set to '0') and a button is pressed. This is a schematic of the circuit:



Reading the Joypad

This is a commonly used routine to read the joypad:

```
ld    a,$10
ld    [rP1],a          ; select P14
ld    a,[rP1]
ld    a,[rP1]          ; Wait a few cycles.
```

```

cpl                ; Complement A.
and  a,$0F         ; Get only first 4 bits.
swap a            ; Swap it.
ld   b,a
ld   a,$20
ld   [rP1],a      ; Select P15.
ld   a,[rP1]
ld   a,[rP1]
ld   a,[rP1]
ld   a,[rP1]
ld   a,[rP1]
ld   a,[rP1]
ld   a,[rP1]      ; Wait a few MORE cycles
cpl
and  a,$0F
or   a,b          ; Put A and B together.
ld   [JOYPAD_STATE],a ; Save joypad state.
ld   a,$30        ; Deselect P14 and P15.
ld   [rP1],a

```

The resulting byte is formed like this:

```

Bit 7 - Start  (1=Pressed)
Bit 6 - Select (1=Pressed)
Bit 5 - B      (1=Pressed)
Bit 4 - A      (1=Pressed)
Bit 3 - Down   (1=Pressed)
Bit 2 - Up     (1=Pressed)
Bit 1 - Left   (1=Pressed)
Bit 0 - Right  (1=Pressed)

```

Joypad Interrupt

This interrupt is triggered when there is a transition from '1' to '0' in one of the P1 input lines. For that to happen, one or two of the output lines have to be selected (with a '0' in that line). It can only detect a key press if there are no other buttons pressed.

This interrupt is present in all Game Boy models. GBA SP seems to be the only model not affected by key bouncing because of the different buttons used in it, or maybe because it uses low-pass filters.

Software-Triggered Joypad Interrupt

This interrupt can be triggered by software. The interrupt itself is driven by an internal signal. When that signal goes from '1' to '0', the IF flag is set to '1'. The signal is obtained by performing a logical AND of the four input bits of P1.

Normally, the program would set the output bits to '0'. The joypad inputs are pulled up, so until the user presses, the signals are '1' and the internal signal is '1'. When the user presses, at least one of the inputs go to '0' and the internal signal is set to '0', so the IF flag is set.

If the user is pressing a button, but both output lines are set to '1', the input lines are set to '1' too. If the program sets the output lines to '0', one of the input bits will go to '0', also setting the IF flag.

8. Video controller

- VBL IRQ is not delayed, it's executed the same clock as PPU enters VBL screen mode.
- LY number 154 lasts 8 clocks, LY 0 starts in mode 1 during (456-8) clocks?

LYC is (R/W)

The LCD

What happens when turning it on/off?

LY = 0 read only

STAT Interrupt

The STAT IRQ is triggered by an internal signal.

This signal is set to 1 if:

((LY = LYC) AND (STAT.ENABLE_LYC_COMPARE = 1)) OR
((ScreenMode = 0) AND (STAT.ENABLE_HBL = 1)) OR
((ScreenMode = 2) AND (STAT.ENABLE_OAM = 1)) OR
((ScreenMode = 1) AND (STAT.ENABLE_VBL || STAT.ENABLE_OAM)) -> Not only VBL!!

If LCD is off, the signal is 0.

The STAT IRQ is triggered when this signal goes from 0 to 1 (rising edge). This explains some cases when the IRQ is not triggered if 2 or more events are enabled.

For example, when going from HBL to OAM mode, if STAT.ENABLE_HBL and STAT.ENABLE_OAM are enabled, the signal will stay 1 in the transition, so no IRQ will be triggered.

9. DMA

The DMA is a special circuit designed to copy very fast. There are two DMAs in the Game Boy. The first one is the OAM DMA, available in all Game Boy models. The second one is the GDMA/HDMA, available only in CGB/AGB/AGS in GBC mode.

FF46h – DMA – OAM DMA Transfer (R/W)

This register starts the OAM DMA transfer. The written value specifies the upper byte of the source address (XX00h). The destination address is always OAM. If this register is written when a copy is active, it will be cancelled and a new copy will start. This copy needs $40 \times 4 + 8$ clocks to complete in both double speed and single speeds modes.

Any written value (00h – FFh) will trigger the copy, but the copied data and the disabled memory areas depend on the source area and the Game Boy model.

During this copy interrupts can still be triggered and the CPU can jump to interrupt vectors. This shouldn't be a problem with VBL and LCD interrupts if DMA is used during V-Blank only, but the timer, serial and joypad interrupts can still be a problem.

- If HALT or STOP mode are entered during a DMA copy, the copy will still complete correctly. The same happens with GBC performing a speed switch. The copy is paused during HALT and STOP modes, and it's also paused during the speed switch.

- Start DMA while HDMA? GDMA/HDMA while DMA?

FF51h – HDMA1 – GBC Mode – HDMA Source, High (W)

Specifies the higher byte of the source address. Always returns FFh when read.

FF52h – HDMA2 – GBC Mode – HDMA Source, Low (W)

Specifies the lower byte of the source address. Lower 4 bits are ignored, addresses are always aligned to 10h (16 bytes). Always returns FFh when read.

FF53h – HDMA3 – GBC Mode – HDMA Destination, High (W)

Specifies the higher byte of the destination address. Destination is always in VRAM (8000h – 9FFFh), the 3 upper bits are ignored. Always returns FFh when read.

FF54h – HDMA4 – GBC Mode – HDMA Destination, Low (W)

Specifies the lower byte of the destination address. Lower 4 bits are ignored, addresses are always

aligned to 10h (16 bytes). Always returns FFh when read.

FF55h – HDMA5 – GBC Mode – HDMA Length/Mode/Start (R/W)

This register specifies the length and mode of the transfer. It starts the copy when it is written.

Returns FFh in DMG and GBC in DMG mode.

Bit 7 - Transfer mode (0=GDMA, 1=HDMA)
Bits 6-0 - Blocks (Size = (Blocks+1)×16 bytes)

When a copy is finished, if another copy is started without changing the source/destination addresses, it will continue from the last addresses of the previous copy. For example, writing 01h twice to this register will copy the same data as when writing 03h.

A GDMA/HDMA copy cannot be interrupted by interrupts. The CPU will handle them after finishing copying. This is not a problem for HDMA (probably), but it may be a problem if the program is copying a large memory block and an important interrupt is triggered.

This DMA shouldn't be used in old cartridges, they aren't guaranteed to support reading latencies fast enough to allow using this DMA. It doesn't seem to matter what MBC the game uses. Pokémon Crystal (MBC3) uses HDMA, while most GBC games use MBC5.

GDMA – General Purpose DMA

All the data is transferred at once, and the CPU is halted until the copy is finished. This will try to copy even if VRAM is being used by the LCD controller (so the writes will fail). This should be used during V-Blank or when the screen is off (or for small blocks of data during H-Blank).

Timings:

- Single speed mode: $(4 + 32 \times \text{blocks})$ clocks
- Double speed mode: $(4 + 64 \times \text{blocks})$ clocks

The preparation time (4 clocks) is the same in single and double speed mode, but the actual transfer needs the same time in both modes, so in double speed mode it needs twice the clocks than in single speed mode.

When the transfer is finished this register will return FFh.

HDMA – H-Blank DMA

This mode will transfer one block (16 bytes) during each H-Blank. No data is transferred during V-Blank (LY = 143 – 153), but the transfer will continue at LY = 0. During the copy periods the CPU is stopped, the same as GDMA.

Source and destination addresses may be changed during the copy.

After writing a value to HDMA5 that starts the HDMA copy, the upper bit (that indicates HDMA mode when set to '1') will be cleared. Reading from HDMA5 register will return the remaining length (divided by 16, minus 1). A value of FFh indicates that the transfer has completed.

- If HDMA5 is written during a HDMA copy, the behaviour depends on the written bit 7.
 - New bit 7 is 0: Stop copy. HDMA5 reads (80h OR written_value).

- New bit 7 is 1: Restart copy. New size is the value of written_value bits 0-6.

This means that HDMA can't switch to GDMA with only one write. It must be stopped first.

- If the CPU is in HALT or STOP modes, the HDMA copy won't happen. It also won't happen during a speed switch.
- If a HDMA transfer is started when the screen is off, one block is copied. The transfer is continued the first H-Blank period after switching the screen on.
- HDMA will only copy one block when the screen is off, right when starting the copy. It will continue after the screen is turned on. If the HDMA started when the screen was on, when the screen is switched off it will copy one block after the switch.
- If ROM/VRAM banks are changed the copy will continue with the new banks.
- When a HDMA transfer is started during HBL it will start right away. There is no problem of copying while VRAM is inaccessible, mode 2 is long enough to allow the HDMA copy the 16 bytes.

Timings (copy time per HBL):

- Single speed mode: (4 + 32) clocks
- Double speed mode: (4 + 64) clocks

GDMA/HDMA Allowed Source Addresses

The copying circuit can't read from any memory. Source address can be 0000h-7FFFh (ROM), A000h-BFFFh (SRAM) or C000h-DFFFh (WRAM).

- Selecting an address in the range E000h-FFFFh will read addresses from A000h-BFFFh (SRAM).
- Selecting an address in the range 8000h-9FFFh (VRAM) will read incorrect data.

The incorrect data read when copying from VRAM depends on the mode (GDMA/HDMA) and the hardware.

- CGB/AGB: The DMA circuit copies two unknown bytes and the rest of the bytes are FFh.
- AGS: The same, but only one byte.

In GDMA the corrupted bytes are copied once for the whole copy. In HDMA the corrupted bytes are copied for each block.

TODO: In GDMA investigate the incorrect data pattern depending on the status of the LCD controller and the hardware: screen on/off, mode 0,1,2,3.

...

.....

10. Audio Processing Unit

11. The Game Boy Cartridge

Memory Bank Controller

12. Credits

- Pan Docs, by “Pan of Anthrox”, with contributions from Marat Fayzullin, Pascal Felber, Paul Robson, “kOOPa” and (a lot from) Martin Korth “nocash”.
- The people at the IRC channel #gbdev in EFnet. Specially beware, for BGB emulator, which was really useful when designing test ROMs before checking them in real hardware.
- Jonathan Gevanyahu “Lord Nightmare” for GBSOUND.txt.
- Carsten Sorensen for RGBDS and Anthony J. Bentley for maintaining it in Github.
- Sindre Aamås for Gambatte and its source code (Used for some details about sound emulation).
- GeeBee for the GB DEV FAQs.
- Otaku No Zoku for the Gameboy Crib Sheet.