

# Aaryan Dhawan

Fairfax, VA | aaryanvaldhawan@gmail.com | 703 409 7225 | <https://aaryanvdhawan.github.io/>  
<https://www.linkedin.com/in/aaryan-dhawan-22b409250/> | [github.com/aaryanvdhawan](https://github.com/aaryanvdhawan)

## Education/Affiliation

Virginia Tech, BS in Computer Engineering, Chip-Scale Integration	August 2020 - May 2024
Virginia Tech, M.Eng in Computer Engineering, VLSI and Design Automation	August 2024 - May 2026
Virginia Tech, Member of the BRICCS Research Group	Joined March 2025

- GPA: 3.7/4.0
- **Coursework:** Computer Architecture, VLSI circuit design, Digital/RTL design, Semiconductor manufacturing

## Projects

<b>Spiking Neural Network, Reservoir Computing Learning Engine RTL Design,</b>	June 2025 - Present
<ul style="list-style-type: none"><li>• Identified areas for optimization in State-of-the-Art RTL design for hardware learning engines</li><li>• Implemented resources reduction techniques to improve overall power consumption and increased system throughput</li><li>• Researching further extensions and applications of the learning engine design</li></ul>	
<b>Hardware Friendly Learning Rule for Spiking Neural Network,</b>	March 2025 - Present
<ul style="list-style-type: none"><li>• Researching highly performative neural network learning rules, optimized for binary classification</li><li>• Applying learning rules in a hardware efficient manner for local learning in a novel design for a Spiking neural network dealing with uni-variate data sets</li></ul>	
<b>Izhikevich Spiking Neural Network for FPGAs,</b>	Spring 2025
<ul style="list-style-type: none"><li>• Used a hardware-efficient Izhikevich Neuron model to create two Spiking Neural Networks for Character Recognition; Targeted fast inference performance and low resource utilization</li></ul>	
<b>Improving Graph Algorithm Performance through CPU Design,</b>	Fall 2024
<ul style="list-style-type: none"><li>• Led a group in researching how to improve performance of graph algorithm based applications through changes in processor architecture through the Chipyard framework</li><li>• Targeted low-power, mobile based CPUs and SoC architectures; Achieved 2/3x Speed Up over industry-standard designs</li></ul>	
<b>McLaurin Series Solver Projects ,</b>	Spring 2024
<ul style="list-style-type: none"><li>• Designed RTL models to solve the McLaurin Series using Intel Floating Point IP cores</li><li>• 3 solutions, each with a separate focus on performance, area, and bare metal programming</li></ul>	
<b>VLSI Circuit Design Projects ,</b>	Fall 2023
<ul style="list-style-type: none"><li>• Series of VLSI circuit design project using Cadence Virtuoso, revolving designing and testing integrated circuit schematics and layouts</li><li>• Ranging from basic logic gates to 16-bit Fast Adders and 12-bit Braun Multiplier layouts, optimizing for low area, low power, and high performance</li></ul>	
<b>ReRAM Research Capstone Project,</b>	Fall 2023 - Spring 2024
<ul style="list-style-type: none"><li>• Led a senior level research group in understanding the thermodynamics and design of an experimental Resistive RAM chip. Assisted in model design in Ansys Workbench</li><li>• Develop Python based GUI to perform thermal analysis based on customer data to validate experiments and visualize data</li></ul>	

## Skills

C/C++ , Verilog/SystemVerilog, Python, MIPS/RISC-V Assembly, Xilinx Vivado ML, Intel Quartus Prime, Cadence Virtuoso