

A case study of application specific NoC design

Fei Li^{1,2}, Huaxi Gu^{1,2}, Keming Du³, Zhi Deng¹, Zhongfan Huang¹

1. State key lab of ISN, Xidian University, Xi'an, China
2. Science and Technology on Information Transmission and Dissemination in Communication Networks Laboratory
3. The 54th Institute of CETC, Shijiazhuang, China
lifei@stu.xidian.edu.cn

Abstract—Network-on-chip (NoC) is emerging as an effective architecture which address the shortcomings of traditional bus-based System-on-chip (SoC). NoC has been under investigation for several years and many different architecture and various protocols have been proposed. However, compared to the general-purpose NoC, the methodology to design application specific NoC provides greater practical insight. In this paper, we present the design process of application specific NoC. According to this design flow, we design a 4×4 2D mesh platform and give the result of the specific NoC mapped with a OFDM receiver application.

Keywords—Network-on-chip; application specific NoC; 2D mesh; OFDM receiver

I. INTRODUCTION

With the rapid development of system integration and process technology of IC, the communication architecture among various modules has become the key problem to guarantee the whole system performance. The traditional bus architecture of SoC has several problems seriously restricting the average communication efficiency, such as the huge clock tree, the high power consumption and the limited scalability. NoC based on network connection can solve the bottleneck problems of SoC based on bus. NoC architecture can contain a large amount of IP cores, supporting various applications. And its low power consumption, small size and the flexible characteristics make NoC very feasible and applicable to be used in future mobile terminal [4] and 4G communication system [8].

As a technology for the high data-rate wireless communication, the OFDM is the outstanding technology. The frequency selective characteristic enables the robust communication in the multi-path fading wireless channel. It is considered as the main candidates for the high speed next generation wireless communication. These communication systems will bring a large number of processors, memories and accelerator cores to support evolving standards and new applications. Computation and communication complexity are skyrocketing. Therefore, the heterogeneous nature of on-chip cores, and the energy efficiency requirements typical of future wireless communications call for application specific NoC which can eliminate much of the overheads. However, application specific NoC must be supported by adequate design flow to reduce design time and effort.

In our work, we survey the main challenges in application specific NoC design, and analyze and examine the design flow of application specific NoC. This can guides the methodology

to design the system on a NoC simulation platform. We select the target application as OFDM receiver, which is important in the future wireless communication system. Our platform embraces the communication architecture and the computing resources, which include 17 IP cores, such as MIMO decoding, channel estimation, RX buffer, and etc. Under the accurate task scheduling, these IP cores can complete the OFDM modulation effectively and efficiency. The communication architecture is a 2D mesh NoC including 17 nodes.

The rest of this work is as follows: in section 2, the general design flow of application specific NoC is introduced and analyzed. In section 3, the 2D mesh NoC is designed and synthesized. In section 4, the target system is mapped and the power evaluation is presented. Our conclusion will be drawn in section 5.

II. DESIGN FLOW OF APPLICATION SPECIFIC NOC

The design flow of application specific NoC describes how to obtain the final SoC from the particular application and design objective, which meets the customer requirements [1]. The complete design process consists of three steps, as Fig1, which are architecture design, RTL description and system implementation.

Architecture design is the design of the topology or structure of the network and setting of various design parameters (such as frequency of operation or link-width). The key problem of this first step is the selection of topology. Several early works favored the use of standard topologies under the assumption that the wires can be well structured in such topologies [2]. These approaches are adequate for the homogeneous or traffic predictable systems, such as the general multi-processor system on chip. However, in the heterogeneous systems, the IP cores have different sizes, unbalanced traffic distributions and unpredictable flows. Thus, standard topologies can poorly matches the specific application requirements. Therefore, the optimization model is needed to realize the customized topology or the structure for heterogeneous SoC. Moreover, we need to determine the parameter and communication protocols of NoC, including switching mechanism, routing algorithm, flow control mechanism [6] and so on.

The main task of intermediate design phase is to complete the RTL description of the communication architecture designed in the first step. SystemC, VHDL and Verilog can be used in the RTL description step, which can simulate in the

behavior level and verify the connection structure, confirming the correctness in the first step design.




Figure.1 Design flow of application specific NoC

The last step is system implementation, which realize and convert the hardware description language documents into actual system on chip in FPGA or ASIC [3]. The functional verifications and tests in the system level are completed in the final step.

According to the characteristics in our target system, we have simplified the first design phase. The architecture in our work adopts 2D mesh topology, wormhole switching and XY routing algorithm. The detailed consideration will be discussed in the section 4.

In the following section, we will describe the NoC architecture design in our work, especially the router structure and the method to connect the IP cores.

III. 2D MESH PLATFORM

A. ROUTER

After determining the parameters and the communication protocols, we divide the NoC router as nine functional modules, shown as the Fig2: input buffer (Ibuffer) , input flow control (IFC), head decoder (HD), routing computation (RC), virtual channel arbitration (VA), switch arbitration (SA), control logic(CL), output flow control (OFC) and crossbar.

Ibuffer: Store the coming flit to prevent the packet loss when there is congestion;

IFC: Build a table conserving the present usage status of every virtual channel; inform the previous nodes the timing to send flits, in case the sending rate surpasses the processing rate.

RC: Complete the routing computation with the XY algorithm and send the result to the CL and VA.

VA: Allocate an available virtual channel to every request with round-robin scheme.

SA: Arbitrate the competition of different requests and allocate the switch to a certain request in every present clock.

CL: Build a table conserving path information-the output port and the next virtual channel, guarantee body flits and tail flits can be forwarded through their accurate paths.

OFC: Send the forwarding request to IFC module to get the usage status of virtual channels.

Crossbar: Set the switch with the configuration information from SA module and forward the present flit




Figure.2 Diagram of the router

B. 4×4 2D mesh platform

With 16 instantiations of the above NoC router , we respectively connect the corresponding data wires and the control wires into a 4×4 mesh platform. The addressing scheme and the interconnection method is shown in Fig3. The red solid lines represent the input data and the output data between adjacent routers. The lines in other colors are the control wires, exchanging the interconnection signals. The black solid lines are the data wires between routers and their IP cores.

We use the ISE FPGA design kits to simulate and synthesize our NoC platform. The Simulation results assure the NoC connection architecture can correctly and efficiently forward the packets from their source to the destination. With the XST tools, we get the synthesis reports showing the resource consumption. The router spends 6087 registers and 8542 LUT units, which are 6% and 4% of a Xilinx V-5 FPGA chip. Its maximum frequency is 163MHz. The 2D mesh platform spends 75314 registers and 106202 LUT units which

TABLE I PARAMETERS OF THE 2D MESH PLATFORM

topology	switching	routing algorithm	flow control	radix	number of vc	depth of vc
2Dmesh	wormhole	XY	hand-shake	5	4/port	8flit/vc

HD: Detect the request type and transfer it to the CL module, decode the address information in head flits and send the routing request to the RC module.

receiver based on 2D mesh topology consumes 184.7011mJ with no hot spots.




Figure. 6 Spatial traffic distribution

V. CONCLUSION

In this paper, we have presented the design flow of application specific NoC. According to this process, we design an OFDM receiver based on 2D mesh connection architecture.

First, we analyze the requirements and the communication characteristics to design the basic parameters and principle protocols, such as topology, routing algorithm, switch mechanism and the flow control mechanism. In our target system, we design a 2D mesh NoC with XY routing algorithm and wormhole mechanism.

Second, we choose the Verilog language to complete the intermediate design phase---RTL description of the communication architecture. In this paper, we present the router structure and the interconnection method to constitute an entire 2D mesh NoC platform. Further, we use the artificial fish swarm algorithm to map the OFSM receiver into the NoC platform. At last, we test and verify the application specific NoC target the OFDM receive and evaluate the power and resource consumption.

In the future, we will complete the system implementation using FPGA chips, verify the functional accuracy and test the system performance under actual traffic, taking the wire delay and power consumption into account.

ACKNOWLEDGMENT

This work is supported partly by the National Science Foundation of China under Grant No.60803038, No.61070046, the special fund from State Key Lab (No.ISN1104001), the Fundamental Research Funds for the Central Universities under Grant No.K50510010010, the 111 Project under Grant No.B08038, the fund from Science and Technology on Information Transmission and Dissemination in Communication Networks Laboratory under Grant No.ITD-U11009.

REFERENCES

- [1] L. Benini. Application Specific NoC Design. Proceedings of Design, Automation and Test in Europe (DATE),2006.
- [2] N. Choudhary. Energy aware design methodologies for application specific NoC. NORCHIP, 2010.
- [3] L. F. Geng. Design and performance evaluation of a 2D-mesh Network on Chip prototype using FPGA. IEEE Asia Pacific Conference on Circuits and Systems(APCCAS). 2008.
- [4] F. Steenhof, H. Duque, B. Nilsson, K. Goossens, and R. P. Llopis. Networks on chips for high-end consumer-electronics TV system architectures. Europe Conference & Exhibition on Design, Automation & Test(DATE). 2006, vol. 2. pp. 148–153.
- [5] XiaoLei Li and ZhiJiang Shao. A optimal algorithm based on autonomous animats: artificial swarm algorithm. System engineering theory and practice. 2002, vol. 32, no. 7. pp. 32-38.
- [6] T. Minghua and L. Xiaola. A New Adaptive Flow Control for Mesh-based Network-on-Chip (NoC). Eighth IEEE/ACIS International Conference on Computer and Information Science (ICIS) 2009.
- [7] D. Lattard. A Reconfigurable Baseband Platform Based on an Asynchronous Network-on-Chip. IEEE Journal of Solid-State Circuits. 2008, 43(1). p. 223-235.
- [8] R. Beraha. Leveraging application-level requirements in the design of a NoC for a 4G SoC- a case study. Conference & Exhibition in Design, Automation & Test in Europe (DATE), 2010.