

## ECE-111 Advanced Digital Design Term Project Assignment Deliverables

All other necessary working code .sv (including synthesis and simulation) files are included in the zip folder on gradescope submissions “term\_project\_v2.zip”.

### PART 1 DELIVERABLES:

#### (1) Working decoder.sv code:

```
≡ decoder.sv ×

≡ decoder.sv > ...

1  module decoder
2  (
3      input          clk,
4      input          rst,
5      input          enable,
6      input [1:0]    d_in,
7      output logic   d_out);
8
9 //  logic           decoder_o_reg;
10
11 //bmc module signals
12 wire [1:0]    bmc000_path_0_bmc;
13 wire [1:0]    bmc001_path_0_bmc;
14 wire [1:0]    bmc010_path_0_bmc;
15 wire [1:0]    bmc011_path_0_bmc;
16 wire [1:0]    bmc100_path_0_bmc;
17 wire [1:0]    bmc101_path_0_bmc;
18 wire [1:0]    bmc110_path_0_bmc;
19 wire [1:0]    bmc111_path_0_bmc;
20
21 wire [1:0]    bmc000_path_1_bmc;
22 wire [1:0]    bmc001_path_1_bmc;
23 wire [1:0]    bmc010_path_1_bmc;
24 wire [1:0]    bmc011_path_1_bmc;
25 wire [1:0]    bmc100_path_1_bmc;
26 wire [1:0]    bmc101_path_1_bmc;
27 wire [1:0]    bmc110_path_1_bmc;
28 wire [1:0]    bmc111_path_1_bmc;
29
30 //ACS modules signals
31 logic [7:0]    validity;
32 logic [7:0]    selection;
33 logic [7:0]    path_cost [8];
34 wire [7:0]     validity_nets;
35 wire [7:0]     selection_nets;
36
37 wire          ACS000_selection;
38 wire          ACS001_selection;
39 wire          ACS010_selection;
40 wire          ACS011_selection;
41 wire          ACS100_selection;
42 wire          ACS101_selection;
43 wire          ACS110_selection;
44 wire          ACS111_selection;
45

46 wire          ACS000_valid_o;
47 wire          ACS001_valid_o;
48 wire          ACS010_valid_o;
49 wire          ACS011_valid_o;
50 wire          ACS100_valid_o;
51 wire          ACS101_valid_o;
52 wire          ACS110_valid_o;
53 wire          ACS111_valid_o;
54
55 wire [7:0]    ACS000_path_cost;
56 wire [7:0]    ACS001_path_cost;
57 wire [7:0]    ACS010_path_cost;
58 wire [7:0]    ACS011_path_cost;
59 wire [7:0]    ACS100_path_cost;
60 wire [7:0]    ACS101_path_cost;
61 wire [7:0]    ACS110_path_cost;
62 wire [7:0]    ACS111_path_cost;
63
64 //Trelis memory write operation
65 logic [1:0]    mem_bank;
66 logic [1:0]    mem_bank_buf;
67 logic [1:0]    mem_bank_buf_buf;
68 logic          mem_bank_buf_buf_buf;
69 logic          mem_bank_buf_buf_buf_buf;
70 logic [9:0]    wr_mem_counter;
71 logic [9:0]    rd_mem_counter;
72
73 logic [9:0]    addr_mem_A;
74 logic [9:0]    addr_mem_B;
75 logic [9:0]    addr_mem_C;
76 logic [9:0]    addr_mem_D;
77
78 logic          wr_mem_A;
79 logic          wr_mem_B;
80 logic          wr_mem_C;
81 logic          wr_mem_D;
82
83 logic [7:0]    d_in_mem_A;
84 logic [7:0]    d_in_mem_B;
85 logic [7:0]    d_in_mem_C;
86 logic [7:0]    d_in_mem_D;
87
88
89 wire [7:0]    d_o_mem_A;
```

```

90     wire [7:0]      d_o_mem_B;
91     wire [7:0]      d_o_mem_C;
92     wire [7:0]      d_o_mem_D;
93
94 //Trace back module signals
95     logic           selection_tbu_0;
96     logic           selection_tbu_1;
97
98     logic [7:0]      d_in_0_tbu_0;
99     logic [7:0]      d_in_1_tbu_0;
100    logic [7:0]      d_in_0_tbu_1;
101    logic [7:0]      d_in_1_tbu_1;
102
103   wire            d_o_tbu_0;
104   wire            d_o_tbu_1;
105
106   logic           enable_tbu_0;
107   logic           enable_tbu_1;
108
109 //Display memory operations
110   wire            wr_disp_mem_0;
111   wire            wr_disp_mem_1;
112
113   wire            d_in_disp_mem_0;
114   wire            d_in_disp_mem_1;
115
116   logic [9:0]      wr_mem_counter_disp;
117   logic [9:0]      rd_mem_counter_disp;
118
119   logic [9:0]      addr_disp_mem_0;
120   logic [9:0]      addr_disp_mem_1;
121
122 //Branch matrc calculation modules
123
124     bmc000  bmc000_inst(d_in,bmc000_path_0_bmc,bmc000_path_1_bmc);
125 /* similarly for bmc001 through 111
126 */
127     bmc001  bmc001_inst(d_in,bmc001_path_0_bmc,bmc001_path_1_bmc);
128     bmc010  bmc010_inst(d_in,bmc010_path_0_bmc,bmc010_path_1_bmc);
129     bmc011  bmc011_inst(d_in,bmc011_path_0_bmc,bmc011_path_1_bmc);
130     bmc100  bmc100_inst(d_in,bmc100_path_0_bmc,bmc100_path_1_bmc);
131     bmc101  bmc101_inst(d_in,bmc101_path_0_bmc,bmc101_path_1_bmc);
132
133     bmc110  bmc110_inst(d_in,bmc110_path_0_bmc,bmc110_path_1_bmc);
134     bmc111  bmc111_inst(d_in,bmc111_path_0_bmc,bmc111_path_1_bmc);
135
136 //Add Compare Select Modules
137     ACS    ACS000(validity[0],validity[1],bmc000_path_0_bmc,bmc000_path_1_bmc,path_cost[0],path_cost[1],ACS000_selection,ACS000_valid_o,ACS000_path_cost);
138     ACS    ACS001(validity[3],validity[2],bmc001_path_0_bmc,bmc001_path_1_bmc,path_cost[3],path_cost[2],ACS001_selection,ACS001_valid_o,ACS001_path_cost);
139     ACS    ACS010(validity[4],validity[5],bmc010_path_0_bmc,bmc010_path_1_bmc,path_cost[4],path_cost[5],ACS010_selection,ACS010_valid_o,ACS010_path_cost);
140     ACS    ACS011(validity[7],validity[6],bmc011_path_0_bmc,bmc011_path_1_bmc,path_cost[7],path_cost[6],ACS011_selection,ACS011_valid_o,ACS011_path_cost);
141     ACS    ACS100(validity[1],validity[0],bmc100_path_0_bmc,bmc100_path_1_bmc,path_cost[1],path_cost[0],ACS100_selection,ACS100_valid_o,ACS100_path_cost);
142     ACS    ACS101(validity[2],validity[3],bmc101_path_0_bmc,bmc101_path_1_bmc,path_cost[2],path_cost[3],ACS101_selection,ACS101_valid_o,ACS101_path_cost);
143     ACS    ACS110(validity[5],validity[4],bmc110_path_0_bmc,bmc110_path_1_bmc,path_cost[5],path_cost[4],ACS110_selection,ACS110_valid_o,ACS110_path_cost);
144     ACS    ACS111(validity[6],validity[7],bmc111_path_0_bmc,bmc111_path_1_bmc,path_cost[6],path_cost[7],ACS111_selection,ACS111_valid_o,ACS111_path_cost);
145
146     assign selection_nets = {ACS111_selection,ACS110_selection,ACS101_selection,ACS100_selection,
147                           ACS011_selection,ACS010_selection,ACS001_selection,ACS000_selection};
148     assign validity_nets = {ACS111_valid_o,ACS110_valid_o,ACS101_valid_o,ACS100_valid_o,
149                           ACS011_valid_o,ACS010_valid_o,ACS001_valid_o,ACS000_valid_o};
150
151
152     always @ (posedge clk, negedge rst) begin
153       if(!rst) begin
154         validity      <= 8'b00000001;
155         selection     <= 8'b00000000;
156 /* clear all 8 path costs
157         path_cost[i]  <= 8'd0;
158 */
159         for (int i = 0; i < 8; i++) begin
160           path_cost[i]  <= 8'd0;
161         end
162       end
163       else if(!enable) begin
164         validity      <= 8'b00000001;
165         selection     <= 8'b00000000;
166 /* clear all 8 path costs
167         path_cost[i]  <= 8'd0;
168 */
169         for (int i = 0; i < 8; i++) begin
170           path_cost[i]  <= 8'd0;
171         end
172       end
173     end

```

```

173     else if( path_cost[0][7] && path_cost[1][7] && path_cost[2][7] && path_cost[3][7] &&
174             | path_cost[4][7] && path_cost[5][7] && path_cost[6][7] && path_cost[7][7] )
175     begin
176         validity      <= validity_nets;
177         selection    <= selection_nets;
178
179         path_cost[0]    <= 8'b01111111 & ACS000_path_cost;
180     /* likewise for path_cost[1:7] and ACS001:111_path_cost
181 */
182
183         path_cost[1]    <= 8'b01111111 & ACS001_path_cost;
184         path_cost[2]    <= 8'b01111111 & ACS010_path_cost;
185         path_cost[3]    <= 8'b01111111 & ACS011_path_cost;
186         path_cost[4]    <= 8'b01111111 & ACS100_path_cost;
187         path_cost[5]    <= 8'b01111111 & ACS101_path_cost;
188         path_cost[6]    <= 8'b01111111 & ACS110_path_cost;
189         path_cost[7]    <= 8'b01111111 & ACS111_path_cost;
190     end
191     else begin
192         validity      <= validity_nets;
193         selection    <= selection_nets;
194
195         path_cost[0]    <= ACS000_path_cost;
196     /* likewise for 1:7
197 */
198         path_cost[1]    <= ACS001_path_cost;
199         path_cost[2]    <= ACS010_path_cost;
200         path_cost[3]    <= ACS011_path_cost;
201         path_cost[4]    <= ACS100_path_cost;
202         path_cost[5]    <= ACS101_path_cost;
203         path_cost[6]    <= ACS110_path_cost;
204         path_cost[7]    <= ACS111_path_cost;
205     end
206 end
207
208 always @ (posedge clk, negedge rst) begin
209     if(!rst)
210         wr_mem_counter <= 10'd0;
211     else if(!enable)
212         wr_mem_counter <= 10'd0;
213     else
214         wr_mem_counter <= wr_mem_counter + 10'd1;
215 end

```

```

216
217     always @ (posedge clk, negedge rst) begin
218         if(!rst)
219             rd_mem_counter <= 10'b1111111111; // -1 how do you handle this in 10 bit binary?
220         else if(enable)
221             rd_mem_counter <= rd_mem_counter - 10'd1;
222     end
223
224     always @ (posedge clk, negedge rst)
225         if(!rst)
226             mem_bank <= 2'b00;
227         else begin
228             if(wr_mem_counter==10'b1111111111)
229                 mem_bank <= mem_bank + 2'b01;
230         end
231
232     always @ (posedge clk)      begin
233         d_in_mem_A  <= selection;
234         d_in_mem_B  <= selection;
235         d_in_mem_C  <= selection;
236         d_in_mem_D  <= selection;
237     end
238
239     always @ (posedge clk)      begin
240         case(mem_bank)
241             2'b00:           begin
242                 addr_mem_A      <= wr_mem_counter;
243                 addr_mem_B      <= rd_mem_counter;
244                 addr_mem_C      <= 10'd0;
245                 addr_mem_D      <= rd_mem_counter;
246
247                 wr_mem_A        <= 1'b1;
248 /* other wr_mems = 0
249 */
250                 wr_mem_B        <= 1'b0;
251                 wr_mem_C        <= 1'b0;
252                 wr_mem_D        <= 1'b0;
253             end
254             2'b01:           begin
255                 addr_mem_A      <= rd_mem_counter;
256                 addr_mem_B      <= wr_mem_counter;
257                 addr_mem_C      <= rd_mem_counter;
258                 addr_mem_D      <= 10'd0;
259

```

```

260     |     |     wr_mem_B      <= 1'b1;
261     /* other wr_mems = 0
262 */
263     |     |     wr_mem_A      <= 1'b0;
264     |     |     wr_mem_C      <= 1'b0;
265     |     |     wr_mem_D      <= 1'b0;
266     end
267     2'b10: begin
268         |     addr_mem_A      <= 10'd0;
269         |     addr_mem_B      <= rd_mem_counter;
270         |     addr_mem_C      <= wr_mem_counter;
271         |     addr_mem_D      <= rd_mem_counter;
272
273         |     wr_mem_C      <= 1'b1;
274     /* other wr_mems = 0
275 */
276     |     |     wr_mem_A      <= 1'b0;
277     |     |     wr_mem_B      <= 1'b0;
278     |     |     wr_mem_D      <= 1'b0;
279     end
280     2'b11: begin
281         |     addr_mem_A      <= rd_mem_counter;
282         |     addr_mem_B      <= 10'd0;
283         |     addr_mem_C      <= rd_mem_counter;
284         |     addr_mem_D      <= wr_mem_counter;
285
286         |     wr_mem_D      <= 1'b1;
287     /* other wr_mems = 0
288 */
289     |     |     wr_mem_A      <= 1'b0;
290     |     |     wr_mem_B      <= 1'b0;
291     |     |     wr_mem_C      <= 1'b0;
292     end
293 endcase
294 end
295
296 //Trelis memory module instantiation
297
298     mem    trelis_mem_A
299     (
300         .clk,
301         .wr(wr_mem_A),
302         .addr(addr_mem_A),
303         .d_i(d_in_mem_A),

```

```

304         .d_o(d_o_mem_A)
305     );
306     /* likewise for trelis_memB, C, D
307 */
308     mem    trelis_mem_B
309     (
310         .clk,
311         .wr(wr_mem_B),
312         .addr(addr_mem_B),
313         .d_i(d_in_mem_B),
314         .d_o(d_o_mem_B)
315     );
316
317     mem    trelis_mem_C
318     (
319         .clk,
320         .wr(wr_mem_C),
321         .addr(addr_mem_C),
322         .d_i(d_in_mem_C),
323         .d_o(d_o_mem_C)
324     );
325
326     mem    trelis_mem_D
327     (
328         .clk,
329         .wr(wr_mem_D),
330         .addr(addr_mem_D),
331         .d_i(d_in_mem_D),
332         .d_o(d_o_mem_D)
333     );
334 //Trace back module operation
335
336     always @ (posedge clk)
337         mem_bank_buf    <= mem_bank;
338
339     always @ (posedge clk)
340         mem_bank_buf_buf  <= mem_bank_buf;
341
342     always @ (posedge clk, negedge rst)
343         if (!rst)
344             enable_tbu_0    <= 1'b0;
345         else begin
346             if (mem_bank_buf_buf == 2'b10)
347                 enable_tbu_0    <= 1'b1;

```

```

348     else
349         enable_tbu_0    <= enable_tbu_0;
350     end
351
352     always @ (posedge clk, negedge rst)
353         if(!rst)
354             enable_tbu_1    <= 1'b0;
355         else begin
356             if(mem_bank_buf_buf==2'b11)
357                 enable_tbu_1    <= 1'b1;
358             else
359                 enable_tbu_1    <= enable_tbu_1;
360         end
361
362     always @ (posedge clk)
363         case(mem_bank_buf_buf)
364             2'b00:      begin
365                 d_in_0_tbu_0    <= d_o_mem_D;
366                 d_in_1_tbu_0    <= d_o_mem_C;
367
368                 d_in_0_tbu_1    <= d_o_mem_C;
369                 d_in_1_tbu_1    <= d_o_mem_B;
370
371                 selection_tbu_0<= 1'b0;
372                 selection_tbu_1<= 1'b1;
373
374             end
375             2'b01:      begin
376                 d_in_0_tbu_0    <= d_o_mem_D;
377                 d_in_1_tbu_0    <= d_o_mem_C;
378
379                 d_in_0_tbu_1    <= d_o_mem_A;
380                 d_in_1_tbu_1    <= d_o_mem_D;
381
382                 selection_tbu_0<= 1'b1;
383                 selection_tbu_1<= 1'b0;
384             end
385             2'b10:      begin
386                 d_in_0_tbu_0    <= d_o_mem_B;
387                 d_in_1_tbu_0    <= d_o_mem_A;
388
389                 d_in_0_tbu_1    <= d_o_mem_A;
390                 d_in_1_tbu_1    <= d_o_mem_D;
391
392                     selection_tbu_0<= 1'b0;
393                     selection_tbu_1<= 1'b1;
394                 end
395             2'b11:      begin
396                 d_in_0_tbu_0    <= d_o_mem_B;
397                 d_in_1_tbu_0    <= d_o_mem_A;
398
399                 d_in_0_tbu_1    <= d_o_mem_C;
400                 d_in_1_tbu_1    <= d_o_mem_B;
401
402                 selection_tbu_0<= 1'b1;
403                 selection_tbu_1<= 1'b0;
404             end
405         endcase
406
407 //Trace-Back modules instantiation
408
409     tbu tbu_0  (
410         .clk,
411         .rst,
412         .enable(enable_tbu_0),
413         .selection(selection_tbu_0),
414         .d_in_0(d_in_0_tbu_0),
415         .d_in_1(d_in_1_tbu_0),
416         .d_o(d_o_tbu_0),
417         .wr_en(wr_disp_mem_0)
418     );
419
420 /* analogous for tbu_1
421 */
422     tbu tbu_1  (
423         .clk,
424         .rst,
425         .enable(enable_tbu_1),
426         .selection(selection_tbu_1),
427         .d_in_0(d_in_0_tbu_1),
428         .d_in_1(d_in_1_tbu_1),
429         .d_o(d_o_tbu_1),
430         .wr_en(wr_disp_mem_1)
431     );
432
433 //Display Memory modules Instantiation
434
435     assign d_in_disp_mem_0 = d_o_tbu_0;

```

```

436     assign d_in_disp_mem_1 = d_o_tbu_1;
437
438     memDisp disp_mem_0
439     (
440         .clk ,
441         .wr(wr_disp_mem_0),
442         .addr(addr_disp_mem_0),
443         .d_i(d_in_disp_mem_0),
444         .d_o(d_o_disp_mem_0)
445     );
446 /* analogous for disp_mem_1
447 */
448     memDisp disp_mem_1
449     (
450         .clk ,
451         .wr(wr_disp_mem_1),
452         .addr(addr_disp_mem_1),
453         .d_i(d_in_disp_mem_1),
454         .d_o(d_o_disp_mem_1)
455     );
456
457 // Display memory module operation
458 always @ (posedge clk)
459     mem_bank_buf_buf_buf <= mem_bank_buf_buf[0];
460
461 always @ (posedge clk)
462     if(!rst)
463         wr_mem_counter_disp <= 10'b0000000010;
464     else if(!enable)
465         wr_mem_counter_disp <= 10'b0000000010;
466     else
467         wr_mem_counter_disp <= wr_mem_counter_disp - 10'd1;
468
469 always @ (posedge clk)
470     if(!rst)
471         rd_mem_counter_disp <= 10'b1111111101;
472     else if(!enable)
473         rd_mem_counter_disp <= 10'b1111111101;
474     else
475         rd_mem_counter_disp <= rd_mem_counter_disp + 10'd1;
476
477 always @ (posedge clk)
478     case(mem_bank_buf_buf_buf)
479         1'b0:
480             begin
481                 addr_disp_mem_0 <= rd_mem_counter_disp;
482                 addr_disp_mem_1 <= wr_mem_counter_disp;
483             end
484         1'b1: //swap rd and wr
485             begin
486                 addr_disp_mem_0 <= wr_mem_counter_disp;
487                 addr_disp_mem_1 <= rd_mem_counter_disp;
488             end
489         endcase
490
491     always @ (posedge clk) begin
492         mem_bank_buf_buf_buf_buf <= mem_bank_buf_buf;
493         mem_bank_buf_buf_buf_buf <= mem_bank_buf_buf_buf;
494     end
495
496     always @ (posedge clk)
497 /* d_out = d_o_disp_mem_i
498 | i = mem_bank_buf_buf_buf_buf
499 */
500         // set d_out to d_o_disp_mem1 if mem_bank_buf_buf_buf_buf is logic High and d_o_disp_mem0 otherwise
501         if (mem_bank_buf_buf_buf_buf)
502             d_out <= d_o_disp_mem_1;
503         else
504             d_out <= d_o_disp_mem_0;
505     endmodule
506

```

(2) Bottom line of the Questa/ModelSim transcript (Transcript show our score / 256 trials):

```


# yaa! in = 1, out = 1, w_ct =      208, err = 00
# yaa! in = 1, out = 1, w_ct =      209, err = 00
# yaa! in = 1, out = 1, w_ct =      210, err = 00
# yaa! in = 1, out = 1, w_ct =      211, err = 00
# yaa! in = 1, out = 1, w_ct =      212, err = 00
# yaa! in = 1, out = 1, w_ct =      213, err = 00
# yaa! in = 1, out = 1, w_ct =      214, err = 00
# yaa! in = 1, out = 1, w_ct =      215, err = 00
# yaa! in = 1, out = 1, w_ct =      216, err = 00
# yaa! in = 1, out = 1, w_ct =      217, err = 00
# yaa! in = 1, out = 1, w_ct =      218, err = 00
# yaa! in = 1, out = 1, w_ct =      219, err = 00
# yaa! in = 1, out = 1, w_ct =      220, err = 00
# yaa! in = 1, out = 1, w_ct =      221, err = 00
# yaa! in = 1, out = 1, w_ct =      222, err = 00
# yaa! in = 1, out = 1, w_ct =      223, err = 00
# yaa! in = 1, out = 1, w_ct =      224, err = 00
# yaa! in = 1, out = 1, w_ct =      225, err = 00
# yaa! in = 1, out = 1, w_ct =      226, err = 00
# yaa! in = 1, out = 1, w_ct =      227, err = 00
# yaa! in = 1, out = 1, w_ct =      228, err = 00
# yaa! in = 1, out = 1, w_ct =      229, err = 00
# yaa! in = 1, out = 1, w_ct =      230, err = 00
# yaa! in = 1, out = 1, w_ct =      231, err = 00
# yaa! in = 1, out = 1, w_ct =      232, err = 00
# yaa! in = 1, out = 1, w_ct =      233, err = 00
# yaa! in = 1, out = 1, w_ct =      234, err = 00
# yaa! in = 1, out = 1, w_ct =      235, err = 00
# yaa! in = 1, out = 1, w_ct =      236, err = 00
# yaa! in = 1, out = 1, w_ct =      237, err = 00
# yaa! in = 1, out = 1, w_ct =      238, err = 00
# yaa! in = 1, out = 1, w_ct =      239, err = 00
# yaa! in = 1, out = 1, w_ct =      240, err = 00
# yaa! in = 1, out = 1, w_ct =      241, err = 00
# yaa! in = 1, out = 1, w_ct =      242, err = 00
# yaa! in = 1, out = 1, w_ct =      243, err = 00
# yaa! in = 1, out = 1, w_ct =      244, err = 00
# yaa! in = 1, out = 1, w_ct =      245, err = 00
# yaa! in = 1, out = 1, w_ct =      246, err = 00
# yaa! in = 1, out = 1, w_ct =      247, err = 00
# yaa! in = 0, out = 0, w_ct =      248, err = 00
# yaa! in = 1, out = 1, w_ct =      249, err = 00
# yaa! in = 1, out = 1, w_ct =      250, err = 00
# yaa! in = 1, out = 1, w_ct =      251, err = 00
# yaa! in = 1, out = 1, w_ct =      252, err = 00
# yaa! in = 1, out = 1, w_ct =      253, err = 00
# yaa! in = 1, out = 1, w_ct =      254, err = 00
# yaa! in = 1, out = 1, w_ct =      255, err = 00
# good =      256, bad =      0,          0 bad_bits
# ** Note: $stop : E:/damei/term_project_v2/viterbi_tx_rx_tb.sv(89)
#   Time: 1045 ns Iteration: 0 Instance:/viterbi_tx_rx_tb
# Break in Module viterbi_tx_rx_tb at E:/damei/term_project_v2/viterbi_tx_rx_tb.sv line 89

```

As shown above in the Modelsim transcript snapshot, the message prints that “good = \_256\_, bad = \_0\_, \_0\_ bad bits” as expected.

(3) Proof of successful synthesis of decoder.sv (including, of course, its subfiles) -- either Quartus RTL viewer diagram or Mentor Precision netlist text, utilization report, or just a shot of transcript/log showing proof of synthesis.

- Schematic - Quartus RTL Simulation Netlist Viewer (*synthesis netlist*):




- Schematic - Analysis & Synthesis Resource Usage Summary AND resource utilization report and provide total flipflops and combination ALUTs ["Flow Summary" shows DFF count as "total registers"]: Total flipflops = 239 & Combinational ALUTs = 482:

Analysis & Synthesis Resource Usage Summary		
	Resource	Usage
1	Estimated ALUTs Used	356
1	-- Combinational ALUTs	356
2	-- Memory ALUTs	0
3	-- LUT_REGs	0
2	Dedicated logic registers	239
3		
4	Estimated ALUTs Unavailable	52
1	-- Due to unpartnered combinational logic	52
2	-- Due to Memory ALUTs	0
5		
6	Total combinational functions	356
7	Combinational ALUT usage by number of inputs	
1	-- 7 input functions	8
2	-- 6 input functions	54
3	-- 5 input functions	16
4	-- 4 input functions	23
5	-- <=3 input functions	255
8		
9	Combinational ALUTs by mode	
1	-- normal mode	180
2	-- extended LUT mode	8
3	-- arithmetic mode	168
4	-- shared arithmetic mode	0
10		
11	Estimated ALUT/register pairs used	482
12		
13	Total registers	239
1	-- Dedicated logic registers	239
2	-- I/O registers	0
3	-- LUT_REGs	0
14		
15		
16	I/O pins	6
17	Total MLAB memory bits	0
18	Total block memory bits	34816
19		
20	DSP block 18-bit elements	0
21		
22	Maximum fan-out node	clk~input
23	Maximum fan-out	273
24	Total fan-out	2539
25	Average fan-out	3.96

Flow Summary	
Flow Status	Successful - Fri Mar 22 11:30:23 2024
Quartus Prime Version	20.1.1 Build 720 11/11/2020 SJ Lite Edition
Revision Name	decoder
Top-level Entity Name	decoder
Family	Arria II GX
Logic utilization	1 %
Total registers	239
Total pins	6 / 176 ( 3 % )
Total virtual pins	0
Total block memory bits	34,816 / 2,939,904 ( 1 % )
DSP block 18-bit elements	0 / 232 ( 0 % )
Total GXB Receiver Channel PCS	0 / 4 ( 0 % )
Total GXB Receiver Channel PMA	0 / 4 ( 0 % )
Total GXB Transmitter Channel PCS	0 / 4 ( 0 % )
Total GXB Transmitter Channel PMA	0 / 4 ( 0 % )
Total PLLs	0 / 4 ( 0 % )
Total DLLs	0 / 2 ( 0 % )
Device	EP2AGX45CU17I3
Timing Models	Final

- Schematics - A shot of transcript/log showing proof of synthesis:



- (4) Explain briefly how this encoder works, since it differs somewhat from the Homework 7 unit, although similar in principle. Use this encoder with the decoder – your Homework 7 encoder will provide decoder input vectors that won't work with this design.**

Term project's encoder uses a recursive, systematic encoder instead of HW7 unit's simpler non-recursive, non-systematic version. In the term project, it has a recursive generator for the encoder and differs a bit from Homework 7. The encoder takes a one bit input and encodes it into 2-bit  $d_{out}$  based on the dynamics of a Mealy FSM. Because this is a systematic code for the term project encoder, one of the two bits put out is the original data, meaning that we get to see the data. However, unlike Lab7's nonsystematic encoder, it brings in data and we cannot see the data on the output string, meaning neither sides of the two bits coming out look like the original. Also, its nonrecursive property for Homework 7 encoder is very simple in which the next state takes the current state, left shifts it (doing a shift register), and brings output with no feedback (filled in with input).

The  $nstate$  (next state of the FSM used to encode next  $d_{in}$ ) is determined on each clock cycle based on  $d_{in}$  and  $cstate$ . The FSM's current state is stored in  $cstate$ , and the next state it should transition to based on the current state and input, is calculated and stored in  $nstate$ . The FSM uses a 3-bit representation for these states, allowing for up to eight distinct states. In addition, the encoder uses a low signal asynchronous reset and is enabled to reset the state. The state transition table is also given by the instruction writeup. [ $d_{out}$  is a function of two of the state variables where  $d_{out\_reg}[0]$  is always equal to  $d_{in}$  while  $d_{out\_reg}[1]$  has two possibilities ( $d_{in}$  or not  $d_{in}$ ) and what it determines is based on what is in current state by  $d_{in} \wedge cstate[2] \wedge cstate[1]$ ; if bringing in  $d_{in} = 0$ , the only two possible outputs are 00 and 10 or if bringing in  $d_{in} = 1$ , the only two possible outputs are 01 and 11] The convolutional encoder also uses a rate of 1/2 in homework 7. However, it doesn't use a FSM approach and instead relies on a shift register combined with mask patterns which involves bitwise AND operations between the shift register and the mask patterns, followed by a bitwise XOR to reduce the result to a single bit. The output is a function of multiple bits from the input history, and the masks define the specific relationship.

Because we can run our decoder across each line and down across each column. Then, we decode using an iterative process to get decode values of the line and column in turn (we don't have quite as much horsepower per line since they're shorter). This works much better if we have systematic coding so we can see the original data and correct it as needed. That explains why we need to use the updated encoder2.sv rather than conv\_enc.sv in Lab 7 due to its two important properties of recursive and

systematic that would be useful when working with the design of the decoder in our final term project, and also briefly explains why we cannot swap them without modifying the term project decoder.

cstate	d_in = 0		d_in = 1	
	nstate	d_out_reg	nstate	d_out_reg
0	0	00	4	11
1	4	00	0	11
2	5	10	1	01
3	1	10	5	01
4	2	10	6	01
5	6	10	2	01
6	7	00	3	11
7	3	00	7	11

$$p_i[n] = \left( \sum_{j=0}^{K-1} g_i[j] x[n-j] \right) \bmod 2$$

- (5) Explain how the decoder works and show that the minimum branch metric = 0 when no errors are present. How does the decoder determine what sequence of bits was sent to the encoder?**

Given each encoded signal (could have some errors in transmission), the decoder calculate the hamming distance between the received sequence and what the encoder would have to output for each state transition (there is two possible transition for each state of encoder either 1 or 0) through the BMC modules. Since there are 8 possible states for our encoder, the 8 corresponding BMC modules in our decoder are used to consider each possible state the encoder could have been in.

The branch metrics as well as the accumulated cost (initialized to 0) for each possible transition at state is then used by the ACS modules to evaluate which of the one is more likely. It makes the selection which is used by the TBU to reconstruct the original message as well as updating the accumulated pathcost for each based on the previous decisions made by ACS at previous clock cycle of the and records which paths is chosen through the ACS\_xxx\_selection and ACS\_xxx\_pathcost wires. For each state, the decoder keeps track of the "survivor" path, which is the path with the lowest cumulative metric up to the current point. This information is stored in a memory structure often visualized as a trellis diagram. Once the entire sequence has been processed, the decoder finds the ending state with the lowest path metric and traces back through the survivor paths to determine the most likely sequence of states (and hence the sequence of bits) that were transmitted. This traceback starts from the last state in the sequence and works backward to the beginning.

When no errors are present in the received symbols, the received symbols match exactly what was transmitted. Consequently, the branch metrics calculated for the correct path (the hamming distance) would be 0. Therefore, for each step in the decoding process, the correct path's branch metric contributes 0 to the cumulative path metric.

**PART 2 DELIVERABLES (with different test files screenshots & transcripts snapshots each included in report):**

All necessary working code .sv (viterbi\_tx\_rx\_2a1.sv, viterbi\_tx\_rx\_2a2.sv, ...) files are included in the zip folder on gradescope submissions “part2\_viterbi\_tx\_rx.zip”.

Test the robustness of your design. Create a table of the number of errors injected, patterns of errors injected, and number of errors uncorrected.

2.a) Try various channel bit error patterns of rate of 1/16:

2.a.1) Invert bit[0] of the channel once every 8 samples.

2.a.2) Repeat for bit[1].

2.a.3) Repeat with bit 0 and 1 both inverted once every 16 samples.

2.a.4) Invert bit[0] twice in a row out of every 16 samples: 14 good, 2 bad, 14 good, 2 bad, ....

2.a.5) Repeat for bit[1]

2.a.6) Invert bit[0] four times in a row out of every 32 samples.

2.a.7) Repeat for bit[1]

2.a.8) Invert bits 1 and 0 twice in a row out of every 32 samples.

2.b) Using the \$random function, devise randomized versions of the above tests.

2.c) How long a string of consecutive bad bit[0]s is needed to produce output errors?

2.d) Repeat for bad bit[1].

2.e) Repeat for bit [1] and [0] both.

NonRandom Tests						
Test Number	ViterbiTxRx	BER	SymbolPattern	BitPattern	BadBitsIn	BadBitsOut
2.a.1	viterbi_tx_rx_2a1.sv	1/16	1 in a row	01	31	0
2.a.2	viterbi_tx_rx_2a2.sv	1/16	1 in a row	10	31	0
2.a.3	viterbi_tx_rx_2a3.sv	1/16	2 in a row	11	30	0
2.a.4	viterbi_tx_rx_2a4.sv	1/16	1 in a row	0101	31	0
2.a.5	viterbi_tx_rx_2a5.sv	1/16	1 in a row	1010	31	0
2.a.6	viterbi_tx_rx_2a6.sv	1/16	1 in a row	01010101	31	24
2.a.7	viterbi_tx_rx_2a7.sv	1/16	1 in a row	10101010	31	13
2.a.8	viterbi_tx_rx_2a8.sv	1/16	2 in a row	1111	30	18
Random Tests						
Test Number	ViterbiTxRx	Avg. BER	SymbolPattern	BitPattern	BadBitsIn	BadBitsOut
2.b.1	viterbi_tx_rx_2b1.sv	1/16	1 in a row	01	31	0

2.b.2	viterbi_tx_rx_2b2. sv	1/16	1 in a row	10	37	3
2.b.3	viterbi_tx_rx_2b3. sv	1/16	2 in a row	11	30	14
2.b.4	viterbi_tx_rx_2b4. sv	1/16	1 in a row	0101	32	23
2.b.5	viterbi_tx_rx_2b5. sv	1/16	1 in a row	1010	30	8
2.b.6	viterbi_tx_rx_2b6. sv	1/16	1 in a row	01010101	24	24
2.b.7	viterbi_tx_rx_2b7. sv	1/16	1 in a row	10101010	32	16
2.b.8	viterbi_tx_rx_2b8. sv	1/16	2 in a row	1111	40	29

*Length Tests*

Test Number	ViterbiTxRx	Avg. BER	SymbolPattern	BitPattern	BadBitsIn	BadBitsOut
2.c.1	viterbi_tx_rx_2c1.s v	1/16	1 in a row	01	32	0
2.c.2	viterbi_tx_rx_2c2.s v	1/8	2 in a row	0101	64	0
2.c.3	viterbi_tx_rx_2c3.s v	3/16	3 in a row	010101	96	121
2.d.1	viterbi_tx_rx_2d1. sv	1/16	1 in a row	10	32	0
2.d.2	viterbi_tx_rx_2d2. sv	1/8	2 in a row	1010	64	0
2.d.3	viterbi_tx_rx_2d3. sv	3/16	3 in a row	101010	96	39
2.e.1	viterbi_tx_rx_2e1. sv	1/16	1 in a row	11	32	0
2.e.2	viterbi_tx_rx_2e2. sv	1/8	2 in a row	1111	64	44

## Part 2 Codes & Transcripts for each case

### Part 2 A

#### 2.a.1

```

1 module viterbi_tx_rx #(parameter N=3) (
2   input  clk,
3   input  rst,
4   input  encoder_i,
5   input  enable_encoder_i,
6   output decoder_o);
7
8   wire [1:0] encoder_o; // connects encoder to decoder
9
10  int      error_counter,
11      error_counterQ,
12      bad_bit_ct,
13      word_ct;
14  logic [1:0] encoder_o_reg0,
15            encoder_o_reg;
16  logic      encoder_i_reg;
17  logic      enable_decoder_in;
18  logic      enable_encoder_i_reg;
19  wire       valid_encoder_o;
20  logic [1:0] err_inj;
21
22  int sample_counter;
23
24  always @ (posedge clk, negedge rst)
25    if(!rst) begin
26      error_counter      <= 'd0;
27      // error_counterQ    <= 'd0;
28      encoder_o_reg      <= 'b0;
29      encoder_o_reg0     <= 'b0;
30      enable_decoder_in <= 'b0;
31      enable_encoder_i_reg <= 'b0;
32      word_ct           <= 'b0;
33      sample_counter    <= 'd0;
34    end
35    else begin
36      enable_encoder_i_reg <= enable_encoder_i;
37      enable_decoder_in   <= valid_encoder_o;
38      encoder_o_reg        <= 'b0;
39      error_counter <= error_counter + 1;
40      word_ct         <= word_ct + 1;
41      encoder_i_reg     <= encoder_i;
42      encoder_o_reg0     <= encoder_o;
43      // bit error injection in encoder_o_reg
44      if(error_counter[N-1:0]=='1) begin
45        encoder_o_reg <= {encoder_o[1], ~encoder_o[0]}; // inject bad bits
46        err_inj <= 2'b01;
47      end

```

```

48      else begin          // clean version
49        encoder_o_reg <= encoder_o;
50        err_inj      <= 2'b0;
51      end
52
53      if(word_ct<256) begin
54        bad_bit_ct <= bad_bit_ct + (encoder_o_reg0[1]^encoder_o_reg[1])
55                                + (encoder_o_reg0[0]^encoder_o_reg[0]);
56        $display(`error_counter,err_inj = %h %b %d`,
57                  error_counter,err_inj,bad_bit_ct,word_ct);
58      end
59    end
60
61 // insert your convolutional encoder here
62 // change port names and module name as necessary/desired
63 encoder encoder1      (
64   .clk,
65   .rst,
66   .enable_i(enable_encoder_i), //_reg),
67   .d_in  (encoder_i), //_reg),
68   .valid_o (valid_encoder_o),
69   .d_out (encoder_o) );
70
71 // insert your term project code here
72 decoder decoder1      (
73   .clk,
74   .rst,
75   .enable (enable_decoder_in),
76   .d_in  (encoder_o_reg),
77   .d_out (decoder_o) );
78
79 endmodule
80
81

```

VSIM 37> run

```

# error_counter,err_inj = 00000000 xx      0      0
# error_counter,err_inj = 00000001 00      0      1
# error_counter,err_inj = 00000002 00      0      2
# error_counter,err_inj = 00000003 00      0      3
# error_counter,err_inj = 00000004 00      0      4
# error_counter,err_inj = 00000005 00      0      5
# error_counter,err_inj = 00000006 00      0      6
# error_counter,err_inj = 00000007 00      0      7
# error_counter,err_inj = 00000008 01      0      8
# error_counter,err_inj = 00000009 00      1      9
# error_counter,err_inj = 0000000a 00      1     10
# error_counter,err_inj = 0000000b 00      1     11
# error_counter,err_inj = 0000000c 00      1     12
# error_counter,err_inj = 0000000d 00      1     13
# error_counter,err_inj = 0000000e 00      1     14
# error_counter,err_inj = 0000000f 00      1     15
# error_counter,err_inj = 00000010 01      1     16
# error_counter,err_inj = 00000011 00      2     17
# error_counter,err_inj = 00000012 00      2     18
# error_counter,err_inj = 00000013 00      2     19
# error_counter,err_inj = 00000014 00      2     20
# error_counter,err_inj = 00000015 00      2     21
# error_counter,err_inj = 00000016 00      2     22
# error_counter,err_inj = 00000017 00      2     23
# error_counter,err_inj = 00000018 01      2     24

```

### Skipping the repetition.

```
# error_counter,err_inj = 000000f7 00          30 247
# error_counter,err_inj = 000000f8 01          30 248
# error_counter,err_inj = 000000f9 00          31 249
# error_counter,err_inj = 000000fa 00          31 250
# error_counter,err_inj = 000000fb 00          31 251
# error_counter,err_inj = 000000fc 00          31 252
# error_counter,err_inj = 000000fd 00          31 253
# error_counter,err_inj = 000000fe 00          31 254
# error_counter,err_inj = 000000ff 00          31 255
# word_count =      10440
# yaa! in = 0, out = 0, err = 01
# yaa! in = 0, out = 0, err = 01
# yaa! in = 0, out = 0, err = 01
# yaa! in = 0, out = 0, err = 01
# yaa! in = 0, out = 0, err = 01
```

## Skipping the repetition.

```
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# yaa! in = 1, out = 1, err = 01
# good = 256, bad = 0, 31 bad_bits
# ** Note: $stop : C:/Users/Charlotte_Qi/Desktop/final_project2/viterbi_tx_rx_tb2.sv(217)
#   Time: 1045 ns Iteration: 0 Instance: /viterbi_tx_rx_tb
# Runok in Module viterbi_tx_rx_tb at C:/Users/Charlotte_Qi/Desktop/final_project2/viterbi_tx_rx_tb2.sv(217)
```

### 2.a.2

```

1 module viterbi_tx_rx #(parameter N=3) []
2   input  clk,
3   input  rst,
4   input  encoder_i,
5   input  enable_encoder_i,
6   output decoder_o];
7
8   wire [1:0] encoder_o; // connects encoder to decoder
9
10  int      error_counter,
11      error_counterQ,
12      bad_bit_ct,
13      word_ct;
14  logic [1:0] encoder_o_reg0,
15      encoder_o_reg;
16  logic  encoder_i_reg;
17  logic  enable_decoder_in;
18  logic  enable_encoder_i_reg;
19  wire   valid_encoder_o;
20  logic [1:0] err_inj;
21
22  int sample_counter;
23
24  always @ (posedge clk, negedge rst)
25    if(!rst) begin
26      error_counter      <= 'd0;
27 //    error_counterQ     <= 'd0;
28      encoder_o_reg      <= 'b0;
29      encoder_o_reg0     <= 'b0;
30      enable_decoder_in <= 'b0;
31      enable_encoder_i_reg <= 'b0;
32      word_ct            <= 'b0;
33      sample_counter     <= 'd0;
34    end
35  else begin
36      enable_encoder_i_reg <= enable_encoder_i;
37      enable_decoder_in   <= valid_encoder_o;
38      encoder_o_reg        <= 'b0;
39      error_counter <= error_counter + 1;
40      word_ct           <= word_ct + 1;
41      encoder_i_reg       <= encoder_i;
42      encoder_o_reg0      <= encoder_o;
43      // bit error injection in encoder_o_reg
44      if(error_counter[N-1:0]==1) begin
45          encoder_o_reg <= {~encoder_o[1], encoder_o[0]}; // inject bad bits
46          err_inj <= 2'b10;
47      end
48  else begin // clean version
49      encoder_o_reg <= encoder_o;
50      err_inj      <= 2'b0;
51  end
52
53  if(word_ct<256) begin
54      bad_bit_ct <= bad_bit_ct + (encoder_o_reg0[1]^encoder_o_reg[1])
55                                + (encoder_o_reg0[0]^encoder_o_reg[0]);
56      $display("error_counter,err_inj = %b %d %d",
57               error_counter,err_inj,bad_bit_ct,word_ct);
58  end
59
60
61
62 // insert your convolutional encoder here
63 // change port names and module name as necessary/desired
64  encoder encoder1 (
65    .clk,
66    .rst,
67    .enable_i(enable_encoder_i), //_reg,
68    .d_in  (encoder_i), //_reg),
69    .valid_o (valid_encoder_o),
70    .d_out (encoder_o) );
71
72 // insert your term project code here
73  decoder decoder1 (
74    .clk,
75    .rst,
76    .enable (enable_decoder_in),
77    .d_in  (encoder_o_reg),
78    .d_out (decoder_o) );
79
80 endmodule
81

```

```

VSIM 43> run
#
# error_counter,err_inj = 00000000 xx      0      0
# error_counter,err_inj = 00000001 00      0      1
# error_counter,err_inj = 00000002 00      0      2
# error_counter,err_inj = 00000003 00      0      3
# error_counter,err_inj = 00000004 00      0      4
# error_counter,err_inj = 00000005 00      0      5
# error_counter,err_inj = 00000006 00      0      6
# error_counter,err_inj = 00000007 00      0      7
# error_counter,err_inj = 00000008 10      0      8
# error_counter,err_inj = 00000009 00      1      9
# error_counter,err_inj = 0000000a 00      1     10
# error_counter,err_inj = 0000000b 00      1     11
# error_counter,err_inj = 0000000c 00      1     12
# error_counter,err_inj = 0000000d 00      1     13
# error_counter,err_inj = 0000000e 00      1     14
# error_counter,err_inj = 0000000f 00      1     15
# error_counter,err_inj = 00000010 10      1     16
# error_counter,err_inj = 00000011 00      2     17
# error_counter,err_inj = 00000012 00      2     18
# error_counter,err_inj = 00000013 00      2     19
# error_counter,err_inj = 00000014 00      2     20
# error_counter,err_inj = 00000015 00      2     21
# error_counter,err_inj = 00000016 00      2     22
# error_counter,err_inj = 00000017 00      2     23
# error_counter,err_inj = 00000018 10      2     24

```

### Skiping the repetition.

## Skipping the repetition.

```
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# yaa! in = 1, out = 1, err = 10
# good = 256, bad = 0, 31 bad_bits
# ** Note: $stop : C:/Users/Charlotte_Qi/Desktop/final_project2/viterbi_tx_rx_tb2.sv(217)
#   Time: 1045 ns Iteration: 0 Instance: /viterbi_tx_rx_tb
```

### **2.a.3**

```

1 module viterbi_tx_rx #(parameter N=4) (
2     input    clk,
3     input    rst,
4     input    encoder_i,
5     input    enable_encoder_i,
6     output   decoder_o);
7
8     wire [1:0] encoder_o; // connects encoder to decoder
9
10    int      error_counter,
11          error_counterQ,
12          bad_bit_ct,
13          word_ct;
14    logic [1:0] encoder_o_reg0,
15                encoder_o_reg;
16    logic      encoder_i_reg;
17    logic      enable_decoder_in;
18    logic      enable_encoder_i_reg;
19    wire      valid_encoder_o;
20    logic [1:0] err_inj;
21
22    int sample_counter;
23
24    always @ (posedge clk, negedge rst)
25        if(!rst) begin
26            error_counter      <= 'd0;
27        // error_counterQ      <= 'd0;
28        // encoder_o_reg      <= 'b0;
29        encoder_o_reg0      <= 'b0;
30        enable_decoder_in  <= 'b0;
31        enable_encoder_i_reg <= 'b0;
32        word_ct             <= 'b0;
33        sample_counter      <= 'd0;
34    end
35    else begin
36        enable_encoder_i_reg <= enable_encoder_i;
37        enable_decoder_in   <= valid_encoder_o;
38        encoder_o_reg        <= 'b0;
39        error_counter       <= error_counter + 1;
40        word_ct              <= word_ct + 1;
41        encoder_i_reg        <= encoder_i;
42        encoder_o_reg0      <= encoder_o;
43        // bit error injection in encoder_o_reg
44        if(error_counter[N-1:0]=='1) begin
45            encoder_o_reg <= {~encoder_o[1], ~encoder_o[0]}; // inject bad bits
46            err_inj      <= 2'b11;
47        end

```

```

48     else begin           // clean version
49         encoder_o_reg  <= encoder_o;
50         err_inj        <= 2'b00;
51     end
52
53     if(word_ct<256) begin
54         bad_bit_ct  <= bad_bit_ct + (encoder_o_reg0[1]^encoder_o_reg[1]);
55                                + (encoder_o_reg0[0]^encoder_o_reg[0]);
56     $display("error_counter,err_inj = %h %b %d %d",
57             error_counter,err_inj,bad_bit_ct,word_ct);
58     end
59 end
60
61
62 // insert your convolutional encoder here
63 // change port names and module name as necessary/desired
64     encoder encoder1      (
65         .clk,
66         .rst,
67         .enable_i(enable_encoder_i), //_reg),
68         .d_in  (encoder_i, //_reg),
69         .valid_o (valid_encoder_o),
70         .d_out (encoder_o) );
71
72 // insert your term project code here
73     decoder decoder1      (
74         .clk,
75         .rst,
76         .enable (enable_decoder_in),
77         .d_in  (encoder_o_reg),
78         .d_out (decoder_o) );
79
80 endmodule
81

```

```

VSIM 51> run
# error_counter,err_inj = 00000000 xx      0      0
# error_counter,err_inj = 00000001 00      0      1
# error_counter,err_inj = 00000002 00      0      2
# error_counter,err_inj = 00000003 00      0      3
# error_counter,err_inj = 00000004 00      0      4
# error_counter,err_inj = 00000005 00      0      5
# error_counter,err_inj = 00000006 00      0      6
# error_counter,err_inj = 00000007 00      0      7
# error_counter,err_inj = 00000008 00      0      8
# error_counter,err_inj = 00000009 00      0      9
# error_counter,err_inj = 0000000a 00      0     10
# error_counter,err_inj = 0000000b 00      0     11
# error_counter,err_inj = 0000000c 00      0     12
# error_counter,err_inj = 0000000d 00      0     13
# error_counter,err_inj = 0000000e 00      0     14
# error_counter,err_inj = 0000000f 00      0     15
# error_counter,err_inj = 00000010 11      0     16
# error_counter,err_inj = 00000011 00      2     17
# error_counter,err_inj = 00000012 00      2     18
# error_counter,err_inj = 00000013 00      2     19
# error_counter,err_inj = 00000014 00      2     20
# error_counter,err_inj = 00000015 00      2     21
# error_counter,err_inj = 00000016 00      2     22
# error_counter,err_inj = 00000017 00      2     23
# error_counter,err_inj = 00000018 00      2     24
# error_counter,err_inj = 00000019 00      2     25
# error_counter,err_inj = 0000001a 00      2     26
# error_counter,err_inj = 0000001b 00      2     27
# error_counter,err_inj = 0000001c 00      2     28
# error_counter,err_inj = 0000001d 00      2     29
# error_counter,err_inj = 0000001e 00      2     30
# error_counter,err_inj = 0000001f 00      2     31
# error_counter,err_inj = 00000020 11      2     32

```

Skipping the repetition.

```
# error_counter,err_inj = 000000ef 00      28    239
# error_counter,err_inj = 000000f0 11      28    240
# error_counter,err_inj = 000000f1 00      30    241
# error_counter,err_inj = 000000f2 00      30    242
# error_counter,err_inj = 000000f3 00      30    243
# error_counter,err_inj = 000000f4 00      30    244
# error_counter,err_inj = 000000f5 00      30    245
# error_counter,err_inj = 000000f6 00      30    246
# error_counter,err_inj = 000000f7 00      30    247
# error_counter,err_inj = 000000f8 00      30    248
# error_counter,err_inj = 000000f9 00      30    249
# error_counter,err_inj = 000000fa 00      30    250
# error_counter,err_inj = 000000fb 00      30    251
# error_counter,err_inj = 000000fc 00      30    252
# error_counter,err_inj = 000000fd 00      30    253
# error_counter,err_inj = 000000fe 00      30    254
# error_counter,err_inj = 000000ff 00      30    255
# word_count =          10440
# yaa! in = 0, out = 0, err = 00
# yaa! in = 0, out = 0, err = 00
# yaa! in = 0, out = 0, err = 00
# yaa! in = 0, out = 0, err = 00
# yaa! in = 0, out = 0, err = 00
# yaa! in = 0, out = 0, err = 00
# yaa! in = 0, out = 0, err = 00
# yaa! in = 0, out = 0, err = 00
# yaa! in = 0, out = 0, err = 00
# yaa! in = 0, out = 0, err = 00
# yaa! in = 1, out = 1, err = 00
# yaa! in = 0, out = 0, err = 00
# yaa! in = 0, out = 0, err = 00
# yaa! in = 1, out = 1, err = 00
```

## Skipping the repetition.

```
# yaa! in = 1, out = 1, err = 00
# yaa! in = 1, out = 1, err = 00
# yaa! in = 1, out = 1, err = 00
# yaa! in = 1, out = 1, err = 00
# yaa! in = 1, out = 1, err = 00
# yaa! in = 1, out = 1, err = 00
# yaa! in = 1, out = 1, err = 00
# yaa! in = 1, out = 1, err = 00
# yaa! in = 1, out = 1, err = 00
# yaa! in = 1, out = 1, err = 00
# yaa! in = 1, out = 1, err = 00
# yaa! in = 1, out = 1, err = 00
# yaa! in = 1, out = 1, err = 00
# yaa! in = 1, out = 1, err = 00
# yaa! in = 1, out = 1, err = 00
# yaa! in = 1, out = 1, err = 00
# yaa! in = 1, out = 1, err = 00
# yaa! in = 1, out = 1, err = 00
# yaa! in = 1, out = 1, err = 00
# good = 256, bad = 0, 30 bad_bits
# ** Note: $stop : C:/Users/Charlotte_Qi/Desktop/final_project2/viterbi_tx_rx_tb2.sv(217)
# Time: 1045 ns Iteration: 0 Instance: /viterbi_tx_rx_tb
```

### **2.a.4**

```

1 module viterbi_tx_rx #(parameter N=4) (
2     input    clk,
3     input    rst,
4     input    encoder_i,
5     input    enable_encoder_i,
6     output   decoder_o);
7
8     wire [1:0] encoder_o; // connects encoder to decoder
9
10    int      error_counter,
11          error_counterQ,
12          bad_bit_ct,
13          word_ct;
14
15    logic [1:0] encoder_o_reg0,
16          encoder_o_reg;
17    logic encoder_i_reg;
18    logic enable_decoder_in;
19    logic enable_encoder_i_reg;
20    wire valid_encoder_o;
21    logic [1:0] err_inj;
22
23    int sample_counter;
24
25    always @ (posedge clk, negedge rst)
26    if(!rst) begin
27        error_counter      <= 'd0;
28        // error_counterQ    <= 'd0;
29        encoder_o_reg      <= 'b0;
30        encoder_o_reg0     <= 'b0;
31        enable_decoder_in <= 'b0;
32        enable_encoder_i_reg <= 'b0;
33        word_ct            <= 'b0;
34        sample_counter     <= 'd0;
35    end
36    else begin
37        enable_encoder_i_reg <= enable_encoder_i;
38        enable_decoder_in    <= valid_encoder_o;
39        encoder_o_reg         <= 'b0;
40        error_counter <= error_counter + 1;
41        word_ct           <= word_ct + 1;
42        encoder_i_reg       <= encoder_i;
43        encoder_o_reg0      <= encoder_o;
44        // bit error injection in encoder_o_reg
45        if(error_counter[N-1:1]=='1) begin
46            encoder_o_reg <= {encoder_o[1], ~encoder_o[0]}; // inject bad bits
47            err_inj <= 2'b01;
48        end
49    else begin // clean version
50        encoder_o_reg <= encoder_o;
51        err_inj      <= 2'b00;
52    end
53    if(word_ct<256) begin
54        bad_bit_ct <= bad_bit_ct + (encoder_o_reg0[1]^encoder_o_reg[1]);
55        // + (encoder_o_reg0[0]^encoder_o_reg[0]);
56        $display("error_counter,err_inj = %h %b %d %d",
57                 error_counter,err_inj,bad_bit_ct,word_ct);
58    end
59 end
60
61 // insert your convolutional encoder here
62 // change port names and module name as necessary/desired
63 encoder encoder1 (
64     .clk,
65     .rst,
66     .enable_i(enable_encoder_i), // _reg),
67     .d_in (encoder_i), // _reg),
68     .valid_o (valid_encoder_o),
69     .d_out (encoder_o) );
70
71 // insert your term project code here
72 decoder decoder1 (
73     .clk,
74     .rst,
75     .enable (enable_decoder_in),
76     .d_in (encoder_o_reg),
77     .d_out (decoder_o) );
78
79
80 endmodule
81

```

```

VSIM 186> run
# error_counter,err_inj = 00000000 xx      0      0
# error_counter,err_inj = 00000001 00      0      1
# error_counter,err_inj = 00000002 00      0      2
# error_counter,err_inj = 00000003 00      0      3
# error_counter,err_inj = 00000004 00      0      4
# error_counter,err_inj = 00000005 00      0      5
# error_counter,err_inj = 00000006 00      0      6
# error_counter,err_inj = 00000007 00      0      7
# error_counter,err_inj = 00000008 00      0      8
# error_counter,err_inj = 00000009 00      0      9
# error_counter,err_inj = 0000000a 00      0     10
# error_counter,err_inj = 0000000b 00      0     11
# error_counter,err_inj = 0000000c 00      0     12
# error_counter,err_inj = 0000000d 00      0     13
# error_counter,err_inj = 0000000e 00      0     14
# error_counter,err_inj = 0000000f 01      0     15
# error_counter,err_inj = 00000010 01      1     16
# error_counter,err_inj = 00000011 00      2     17

```

## Skiping the repetition.

```

# error_counter,err_inj = 000000ee 00      28      238
# error_counter,err_inj = 000000ef 01      28      239
# error_counter,err_inj = 000000f0 01      29      240
# error_counter,err_inj = 000000f1 00      30      241
# error_counter,err_inj = 000000f2 00      30      242
# error_counter,err_inj = 000000f3 00      30      243
# error_counter,err_inj = 000000f4 00      30      244
# error_counter,err_inj = 000000f5 00      30      245
# error_counter,err_inj = 000000f6 00      30      246
# error_counter,err_inj = 000000f7 00      30      247
# error_counter,err_inj = 000000f8 00      30      248
# error_counter,err_inj = 000000f9 00      30      249
# error_counter,err_inj = 000000fa 00      30      250
# error_counter,err_inj = 000000fb 00      30      251
# error_counter,err_inj = 000000fc 00      30      252
# error_counter,err_inj = 000000fd 00      30      253
# error_counter,err_inj = 000000fe 00      30      254
# error_counter,err_inj = 000000ff 01      30      255
# word_count =          10440
# yaa! in = 0, out = 0, w_ct =      0, err = 00
# yaa! in = 0, out = 0, w_ct =      1, err = 00
# yaa! in = 0, out = 0, w_ct =      2, err = 00
# yaa! in = 0, out = 0, w_ct =      3, err = 00
# yaa! in = 0, out = 0, w_ct =      4, err = 00
# yaa! in = 0, out = 0, w_ct =      5, err = 00
# yaa! in = 0, out = 0, w_ct =      6, err = 00
# yaa! in = 0, out = 0, w_ct =      7, err = 00
# yaa! in = 0, out = 0, w_ct =      8, err = 00
# yaa! in = 0, out = 0, w_ct =      9, err = 00
# yaa! in = 0, out = 0, w_ct =     10, err = 00

```

### Skipping the repetition.

```

# yaa! in = 1, out = 1, w_ct =      244, err = 00
# yaa! in = 1, out = 1, w_ct =      245, err = 00
# yaa! in = 1, out = 1, w_ct =      246, err = 00
# yaa! in = 1, out = 1, w_ct =      247, err = 00
# yaa! in = 0, out = 0, w_ct =      248, err = 00
# yaa! in = 1, out = 1, w_ct =      249, err = 00
# yaa! in = 1, out = 1, w_ct =      250, err = 00
# yaa! in = 1, out = 1, w_ct =      251, err = 00
# yaa! in = 1, out = 1, w_ct =      252, err = 00
# yaa! in = 1, out = 1, w_ct =      253, err = 00
# yaa! in = 1, out = 1, w_ct =      254, err = 00
# yaa! in = 1, out = 1, w_ct =      255, err = 00
# good =          256, bad =          0,           31 bad_bits
# ** Note: $stop : C:/Users/Charlotte_Qi/Desktop/final_project2/viterbi_tx_rx_tb2.sv(89)
#   Time: 1045 ns  Iteration: 0  Instance: /viterbi_tx_rx_tb

```

### 2.a.5

```

1 module viterbi_tx_rx #(parameter N=4) (
2   input  clk,
3   input  rst,
4   input  encoder_i,
5   input  enable_encoder_i,
6   output decoder_o);
7
8   wire [1:0] encoder_o; // connects encoder to decoder
9
10  int      error_counter,
11      error_counterQ,
12      bad_bit_ct,
13      word_ct;
14  logic [1:0] encoder_o_reg0,
15      encoder_o_reg;
16  logic encoder_i_reg;
17  logic enable_decoder_in;
18  logic enable_encoder_i_reg;
19  wire valid_encoder_o;
20  logic [1:0] err_inj;
21
22  int sample_counter;
23
24  always @ (posedge clk, negedge rst)
25    if(!rst) begin
26      error_counter      <= 'd0;
27    // error_counterQ     <= 'd0;
28      encoder_o_reg     <= 'b0;
29      encoder_o_reg0    <= 'b0;
30      enable_decoder_in <= 'b0;
31      enable_encoder_i_reg <= 'b0;
32      word_ct           <= 'b0;
33      sample_counter    <= 'd0;
34    end
35    else begin
36      enable_encoder_i_reg <= enable_encoder_i;
37      enable_decoder_in    <= valid_encoder_o;
38      encoder_o_reg        <= 'b0;
39      error_counter       <= error_counter + 1;
40      word_ct             <= word_ct + 1;
41      encoder_i_reg       <= encoder_i;
42      encoder_o_reg0      <= encoder_o;
43      // bit error injection in encoder_o_reg
44      if(error_counter[N-1:1]=='1') begin
45        encoder_o_reg <= {~encoder_o[1], encoder_o[0]}; // inject bad bits
46        err_inj <= 2'b10;
47      end
48    else begin // clean version
49      encoder_o_reg <= encoder_o;
50      err_inj      <= 2'b00;
51    end
52
53    if(word_ct<256) begin
54      bad_bit_ct  <= bad_bit_ct + (encoder_o_reg0[1]^encoder_o_reg[1])
55                                + (encoder_o_reg0[0]^encoder_o_reg[0]);
56      $display("error_counter,err_inj = %h %b %d %d",
57               error_counter,err_inj,bad_bit_ct,word_ct);
58    end
59
60
61 // insert your convolutional encoder here
62 // change port names and module name as necessary/desired
63 encoder encoder1  (
64   .clk,
65   .rst,
66   .enable_i(enable_encoder_i), //_reg),
67   .d_in  (encoder_i), //_reg),
68   .valid_o (valid_encoder_o),
69   .d_out (encoder_o) );
70
71 // insert your term project code here
72 decoder decoder1  (
73   .clk,
74   .rst,
75   .enable (enable_decoder_in),
76   .d_in  (encoder_o_reg),
77   .d_out (decoder_o) );
78
79
80 endmodule
81

```

```

VSIM 188> run
# error_counter,err_inj = 00000000 xx      0      0
# error_counter,err_inj = 00000001 00      0      1
# error_counter,err_inj = 00000002 00      0      2
# error_counter,err_inj = 00000003 00      0      3
# error_counter,err_inj = 00000004 00      0      4
# error_counter,err_inj = 00000005 00      0      5
# error_counter,err_inj = 00000006 00      0      6
# error_counter,err_inj = 00000007 00      0      7
# error_counter,err_inj = 00000008 00      0      8
# error_counter,err_inj = 00000009 00      0      9
# error_counter,err_inj = 0000000a 00      0     10
# error_counter,err_inj = 0000000b 00      0     11
# error_counter,err_inj = 0000000c 00      0     12
# error_counter,err_inj = 0000000d 00      0     13
# error_counter,err_inj = 0000000e 00      0     14
# error_counter,err_inj = 0000000f 10      0     15
# error_counter,err_inj = 00000010 10      1     16
# error_counter,err_inj = 00000011 00      2     17

```

## Skipping the repetition.

```

# error_counter,err_inj = 000000ef 10      28      239
# error_counter,err_inj = 000000f0 10      29      240
# error_counter,err_inj = 000000f1 00      30      241
# error_counter,err_inj = 000000f2 00      30      242
# error_counter,err_inj = 000000f3 00      30      243
# error_counter,err_inj = 000000f4 00      30      244
# error_counter,err_inj = 000000f5 00      30      245
# error_counter,err_inj = 000000f6 00      30      246
# error_counter,err_inj = 000000f7 00      30      247
# error_counter,err_inj = 000000f8 00      30      248
# error_counter,err_inj = 000000f9 00      30      249
# error_counter,err_inj = 000000fa 00      30      250
# error_counter,err_inj = 000000fb 00      30      251
# error_counter,err_inj = 000000fc 00      30      252
# error_counter,err_inj = 000000fd 00      30      253
# error_counter,err_inj = 000000fe 00      30      254
# error_counter,err_inj = 000000ff 10      30      255
# word_count =          10440
# yaa! in = 0, out = 0, w_ct =          0, err = 00
# yaa! in = 0, out = 0, w_ct =          1, err = 00
# yaa! in = 0, out = 0, w_ct =          2, err = 00
# yaa! in = 0, out = 0, w_ct =          3, err = 00
# yaa! in = 0, out = 0, w_ct =          4, err = 00
# yaa! in = 0, out = 0, w_ct =          5, err = 00
# yaa! in = 0, out = 0, w_ct =          6, err = 00
# yaa! in = 0, out = 0, w_ct =          7, err = 00
# yaa! in = 0, out = 0, w_ct =          8, err = 00

```

### Skiping the repetition.

```

# yaa! in = 1, out = 1, w_ct =      246, err = 00
# yaa! in = 1, out = 1, w_ct =      247, err = 00
# yaa! in = 0, out = 0, w_ct =      248, err = 00
# yaa! in = 1, out = 1, w_ct =      249, err = 00
# yaa! in = 1, out = 1, w_ct =      250, err = 00
# yaa! in = 1, out = 1, w_ct =      251, err = 00
# yaa! in = 1, out = 1, w_ct =      252, err = 00
# yaa! in = 1, out = 1, w_ct =      253, err = 00
# yaa! in = 1, out = 1, w_ct =      254, err = 00
# yaa! in = 1, out = 1, w_ct =      255, err = 00
# good =      256, bad =          0,           31 bad_bits
# ** Note: $stop : C:/Users/Charlotte_Qi/Desktop/final_project2/viterbi_tx_rx_tb2.sv(89)
#   Time: 1045 ns  Iteration: 0  Instance: /viterbi_tx_rx_tb

```

### 2.a.6

```

1 module viterbi_tx_rx #(parameter N=5) (
2     input    clk,
3     input    rst,
4     input    encoder_i,
5     input    enable_encoder_i,
6     output   decoder_o);
7
8     wire [1:0] encoder_o; // connects encoder to decoder
9
10    int      error_counter,
11          error_counterQ,
12          bad_bit_ct,
13          word_ct;
14
15    logic [1:0] encoder_o_reg0,
16              encoder_o_reg;
17
18    logic encoder_i_reg;
19
20    logic enable_decoder_in;
21
22    logic enable_encoder_i_reg;
23
24    wire valid_encoder_o;
25
26    logic [1:0] err_inj;
27
28    int sample_counter;
29
30    always @ (posedge clk, negedge rst)
31        if(!rst) begin
32            error_counter      <= 'd0;
33            // error_counterQ    <= 'd0;
34            encoder_o_reg      <= 'b0;
35            encoder_o_reg0     <= 'b0;
36            enable_decoder_in  <= 'b0;
37            enable_encoder_i_reg <= 'b0;
38            word_ct             <= 'b0;
39            sample_counter     <= 'd0;
40        end
41        else begin
42            enable_encoder_i_reg <= enable_encoder_i;
43            enable_decoder_in    <= valid_encoder_o;
44            encoder_o_reg        <= 'b0;
45            error_counter       <= error_counter + 1;
46            word_ct              <= word_ct + 1;
47            encoder_i_reg        <= encoder_i;
48            encoder_o_reg0       <= encoder_o;
49            // bit error injection in encoder_o_reg
50            if(error_counter[N-1:2]=='1') begin
51                encoder_o_reg <= {encoder_o[1], ~encoder_o[0]}; // inject bad bits
52                err_inj <= 2'b01;
53            end
54        end
55
56    end
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81

```

```

VSIM 190> run
# error_counter,err_inj = 00000000 xx      0      0
# error_counter,err_inj = 00000001 00      0      1
# error_counter,err_inj = 00000002 00      0      2
# error_counter,err_inj = 00000003 00      0      3
# error_counter,err_inj = 00000004 00      0      4
# error_counter,err_inj = 00000005 00      0      5
# error_counter,err_inj = 00000006 00      0      6
# error_counter,err_inj = 00000007 00      0      7
# error_counter,err_inj = 00000008 00      0      8
# error_counter,err_inj = 00000009 00      0      9
# error_counter,err_inj = 0000000a 00      0     10
# error_counter,err_inj = 0000000b 00      0     11
# error_counter,err_inj = 0000000c 00      0     12
# error_counter,err_inj = 0000000d 00      0     13
# error_counter,err_inj = 0000000e 00      0     14
# error_counter,err_inj = 0000000f 00      0     15
# error_counter,err_inj = 00000010 00      0     16
# error_counter,err_inj = 00000011 00      0     17
# error_counter,err_inj = 00000012 00      0     18
# error_counter,err_inj = 00000013 00      0     19
# error_counter,err_inj = 00000014 00      0     20
# error_counter,err_inj = 00000015 00      0     21
# error_counter,err_inj = 00000016 00      0     22
# error_counter,err_inj = 00000017 00      0     23
# error_counter,err_inj = 00000018 00      0     24
# error_counter,err_inj = 00000019 00      0     25
# error_counter,err_inj = 0000001a 00      0     26
# error_counter,err_inj = 0000001b 00      0     27
# error_counter,err_inj = 0000001c 00      0     28
# error_counter,err_inj = 0000001d 01      0     29
# error_counter,err_inj = 0000001e 01      1     30
# error_counter,err_inj = 0000001f 01      2     31
# error_counter,err_inj = 00000020 01      3     32
# error_counter,err_inj = 00000021 00      4     33

```

## Skipping the repetition.

```

# yaa! in = 0, out = 0, w_ct =      90, err = 00
# yaa! in = 0, out = 0, w_ct =      91, err = 00
# yaa! in = 0, out = 0, w_ct =      92, err = 00
# yaa! in = 0, out = 0, w_ct =      93, err = 00
# yaa! in = 0, out = 0, w_ct =      94, err = 00
# yaa! in = 0, out = 0, w_ct =      95, err = 00
# yaa! in = 1, out = 1, w_ct =      96, err = 00
# boo! in = 1, out = 0, w_ct =      97, err = 00,          1045000, BAD!
# boo! in = 1, out = 0, w_ct =      98, err = 00,          1045000, BAD!
# yaa! in = 1, out = 1, w_ct =      99, err = 00
# yaa! in = 1, out = 1, w_ct =     100, err = 00
# boo! in = 1, out = 0, w_ct =     101, err = 00,          1045000, BAD!
# boo! in = 1, out = 0, w_ct =     102, err = 00,          1045000, BAD!
# boo! in = 1, out = 0, w_ct =     103, err = 00,          1045000, BAD!
# boo! in = 1, out = 0, w_ct =     104, err = 00,          1045000, BAD!
# yaa! in = 1, out = 1, w_ct =     105, err = 00
# yaa! in = 0, out = 0, w_ct =     106, err = 00
# yaa! in = 0, out = 0, w_ct =     107, err = 00
# yaa! in = 0, out = 0, w_ct =     108, err = 00
# yaa! in = 1, out = 1, w_ct =     109, err = 00
# yaa! in = 0, out = 0, w_ct =     110, err = 00
# yaa! in = 1, out = 1, w_ct =     111, err = 00
# yaa! in = 1, out = 1, w_ct =     112, err = 00

```

### Skipping the repetition.

```

# yaa! in = 1, out = 1, w_ct =      247, err = 00
# yaa! in = 0, out = 0, w_ct =      248, err = 00
# yaa! in = 1, out = 1, w_ct =      249, err = 00
# yaa! in = 1, out = 1, w_ct =      250, err = 00
# yaa! in = 1, out = 1, w_ct =      251, err = 00
# yaa! in = 1, out = 1, w_ct =      252, err = 00
# yaa! in = 1, out = 1, w_ct =      253, err = 00
# yaa! in = 1, out = 1, w_ct =      254, err = 00
# yaa! in = 1, out = 1, w_ct =      255, err = 00
# good =      232, bad =      24,          31 bad_bits
# ** Note: $stop : C:/Users/Charlotte_Qi/Desktop/final_project2/viterbi_tx_rx_tb2.sv(89)
#   Time: 1045 ns Iteration: 0 Instance: /viterbi_tx_rx_tb
* Break in Module viterbi_tx_rx_tb at C:/Users/Charlotte_Qi/Desktop/final_project2/viterbi_tx

```

### 2.a.7

```

1 module viterbi_tx_rx #(parameter N=5) (
2     input    clk,
3     input    rst,
4     input    encoder_i,
5     input    enable_encoder_i,
6     output   decoder_o);
7
8     wire [1:0] encoder_o; // connects encoder to decoder
9
10    int      error_counter,
11          error_counterQ,
12          bad_bit_ct,
13          word_ct;
14    logic [1:0] encoder_o_reg0,
15          encoder_o_reg;
16    logic    encoder_i_reg;
17    logic    enable_decoder_in;
18    logic    enable_encoder_i_reg;
19    wire     valid_encoder_o;
20    logic [1:0] err_inj;
21
22    int sample_counter;
23
24    always @ (posedge clk, negedge rst)
25        if(!rst) begin
26            error_counter      <= 'd0;
27        // error_counterQ      <= 'd0;
28            encoder_o_reg      <= 'b0;
29            encoder_o_reg0     <= 'b0;
30            enable_decoder_in <= 'b0;
31            enable_encoder_i_reg <= 'b0;
32            word_ct           <= 'b0;
33            sample_counter     <= 'd0;
34        end
35        else begin
36            enable_encoder_i_reg <= enable_encoder_i;
37            enable_decoder_in    <= valid_encoder_o;
38            encoder_o_reg        <= 'b0;
39            error_counter       <= error_counter + 1;
40            word_ct             <= word_ct + 1;
41            encoder_i_reg       <= encoder_i;
42            encoder_o_reg0     <= encoder_o;
43            // bit error injection in encoder_o_reg
44            if(error_counter[N-1:2]=='1) begin
45                encoder_o_reg <= {~encoder_o[1], encoder_o[0]}; // inject bad bits
46                err_inj <= 2'b10;
47            end

```

```

48        else begin          // clean version
49            encoder_o_reg <= encoder_o;
50            err_inj      <= 2'b00;
51        end
52
53        if(word_ct<256) begin
54            bad_bit_ct <= bad_bit_ct + (encoder_o_reg0[1]^encoder_o_reg[1])
55                                + (encoder_o_reg0[0]^encoder_o_reg[0]);
56            $display("error_counter,err_inj = %h %b %d %d",
57                     error_counter,err_inj,bad_bit_ct,word_ct);
58        end
59    end
60
61    // insert your convolutional encoder here
62    // change port names and module name as necessary/desired
63    encoder encoder1      (
64        .clk,
65        .rst,
66        .enable_i(enable_encoder_i), // _reg),
67        .d_in  (encoder_i), // _reg),
68        .valid_o (valid_encoder_o),
69        .d_out (encoder_o) );
70
71    // insert your term project code here
72    decoder decoder1      (
73        .clk,
74        .rst,
75        .enable (enable_decoder_in),
76        .d_in  (encoder_o_reg),
77        .d_out (decoder_o) );
78
79    endmodule
80
81

```

VSIM 192> run

```

# error_counter,err_inj = 00000000 xx      0      0
# error_counter,err_inj = 00000001 00      0      1
# error_counter,err_inj = 00000002 00      0      2
# error_counter,err_inj = 00000003 00      0      3
# error_counter,err_inj = 00000004 00      0      4
# error_counter,err_inj = 00000005 00      0      5
# error_counter,err_inj = 00000006 00      0      6
# error_counter,err_inj = 00000007 00      0      7
# error_counter,err_inj = 00000008 00      0      8
# error_counter,err_inj = 00000009 00      0      9
# error_counter,err_inj = 0000000a 00      0     10
# error_counter,err_inj = 0000000b 00      0     11
# error_counter,err_inj = 0000000c 00      0     12
# error_counter,err_inj = 0000000d 00      0     13
# error_counter,err_inj = 0000000e 00      0     14
# error_counter,err_inj = 0000000f 00      0     15
# error_counter,err_inj = 00000010 00      0     16
# error_counter,err_inj = 00000011 00      0     17
# error_counter,err_inj = 00000012 00      0     18
# error_counter,err_inj = 00000013 00      0     19
# error_counter,err_inj = 00000014 00      0     20
# error_counter,err_inj = 00000015 00      0     21
# error_counter,err_inj = 00000016 00      0     22
# error_counter,err_inj = 00000017 00      0     23
# error_counter,err_inj = 00000018 00      0     24
# error_counter,err_inj = 00000019 00      0     25
# error_counter,err_inj = 0000001a 00      0     26
# error_counter,err_inj = 0000001b 00      0     27
# error_counter,err_inj = 0000001c 00      0     28
# error_counter,err_inj = 0000001d 10      0     29
# error_counter,err_inj = 0000001e 10      1     30
# error_counter,err_inj = 0000001f 10      2     31
# error_counter,err_inj = 00000020 10      3     32
# error_counter,err_inj = 00000021 00      4     33

```

### Skipping the repetition.

```
# yaa! in = 1, out = 1, w_ct =      67, err = 00
# yaa! in = 0, out = 0, w_ct =      68, err = 00
# boo! in = 0, out = 1, w_ct =      69, err = 00,          1045000, BAD!
# yaa! in = 0, out = 0, w_ct =      70, err = 00
# yaa! in = 0, out = 0, w_ct =      71, err = 00
# yaa! in = 0, out = 0, w_ct =      72, err = 00
# yaa! in = 1, out = 1, w_ct =      73, err = 00
# yaa! in = 1, out = 1, w_ct =      74, err = 00
# yaa! in = 1, out = 1, w_ct =      75, err = 00
# boo! in = 1, out = 0, w_ct =      76, err = 00,          1045000, BAD!
# yaa! in = 1, out = 1, w_ct =      77, err = 00
# yaa! in = 0, out = 0, w_ct =      78, err = 00
# yaa! in = 1, out = 1, w_ct =      79, err = 00
# yaa! in = 0, out = 0, w_ct =      80, err = 00
# yaa! in = 1, out = 1, w_ct =      81, err = 00
# yaa! in = 0, out = 0, w_ct =      82, err = 00
# yaa! in = 1, out = 1, w_ct =      83, err = 00
# yaa! in = 0, out = 0, w_ct =      84, err = 00
# yaa! in = 1, out = 1, w_ct =      85, err = 00
# yaa! in = 0, out = 0, w_ct =      86, err = 00
# yaa! in = 0, out = 0, w_ct =      87, err = 00
# yaa! in = 0, out = 0, w_ct =      88, err = 00
# yaa! in = 0, out = 0, w_ct =      89, err = 00
# yaa! in = 0, out = 0, w_ct =      90, err = 00
# yaa! in = 0, out = 0, w_ct =      91, err = 00
# yaa! in = 0, out = 0, w_ct =      92, err = 00
# yaa! in = 0, out = 0, w_ct =      93, err = 00
# yaa! in = 0, out = 0, w_ct =      94, err = 00
# yaa! in = 0, out = 0, w_ct =      95, err = 00
# yaa! in = 1, out = 1, w_ct =      96, err = 00
# yaa! in = 1, out = 1, w_ct =      97, err = 00
# yaa! in = 1, out = 1, w_ct =      98, err = 00
# yaa! in = 1, out = 1, w_ct =      99, err = 00
# yaa! in = 1, out = 1, w_ct =     100, err = 00
# boo! in = 1, out = 0, w_ct =     101, err = 00,          1045000, BAD!
# yaa! in = 1, out = 1, w_ct =     102, err = 00
# boo! in = 1, out = 0, w_ct =     103, err = 00,          1045000, BAD!
# boo! in = 1, out = 0, w_ct =     104, err = 00,          1045000, BAD!
# yaa! in = 1, out = 1, w_ct =     105, err = 00
# yaa! in = 0, out = 0, w_ct =     106, err = 00
```

### Skipping the repetition.

```
# yaa! in = 1, out = 1, w_ct =      244, err = 00
# yaa! in = 1, out = 1, w_ct =      245, err = 00
# yaa! in = 1, out = 1, w_ct =      246, err = 00
# yaa! in = 1, out = 1, w_ct =      247, err = 00
# yaa! in = 0, out = 0, w_ct =      248, err = 00
# yaa! in = 1, out = 1, w_ct =      249, err = 00
# yaa! in = 1, out = 1, w_ct =      250, err = 00
# yaa! in = 1, out = 1, w_ct =      251, err = 00
# yaa! in = 1, out = 1, w_ct =      252, err = 00
# yaa! in = 1, out = 1, w_ct =      253, err = 00
# yaa! in = 1, out = 1, w_ct =      254, err = 00
# yaa! in = 1, out = 1, w_ct =      255, err = 00
# good =           243, bad =      13,           31 bad_bits
# ** Note: $stop    : C:/Users/Charlotte_Qi/Desktop/final_project2/viterbi_tx_rx_tb2.sv(89)
#   Time: 1045 ns Iteration: 0 Instance: /viterbi_tx_rx_tb
# Runok in Module viterbi_tx_rx_tb at C:/Users/Charlotte_Qi/Desktop/final_project2/viterbi_tx_rx_tb
```

## 2.a.8

```

1 module viterbi_tx_rx #(parameter N=5) (
2     input    clk,
3     input    rst,
4     input    encoder_i,
5     input    enable_encoder_i,
6     output   decoder_o);
7
8     wire [1:0] encoder_o; // connects encoder to decoder
9
10    int      error_counter,
11        error_counterQ,
12        bad_bit_ct,
13        word_ct;
14    logic [1:0] encoder_o_reg,
15        encoder_o_reg;
16    logic    encoder_i_reg;
17    logic    enable_decoder_in;
18    logic    enable_encoder_i_reg;
19    wire     valid_encoder_o;
20    logic [1:0] err_inj;
21
22    int sample_counter;
23
24    always @ (posedge clk, negedge rst)
25        if(!rst) begin
26            | error_counter      <= 'd0;
27        //| error_counterQ     <= 'd0;
28            | encoder_o_reg     <= 'b0;
29            | encoder_o_reg0    <= 'b0;
30            | enable_decoder_in <= 'b0;
31            | enable_encoder_i_reg <= 'b0;
32            | word_ct           <= 'b0;
33            | sample_counter     <= 'd0;
34        end
35        else begin
36            | enable_encoder_i_reg <= enable_encoder_i;
37            | enable_decoder_in    <= valid_encoder_o;
38            | encoder_o_reg        <= 'b0;
39            | error_counter       <= error_counter + 1;
40            | word_ct              <= word_ct + 1;
41            | encoder_i_reg        <= encoder_i;
42            | encoder_o_reg0       <= encoder_o;
43        // bit error injection in encoder_o_reg
44        if(error_counter[N-1:1]=='1) begin
45            | encoder_o_reg <= {~encoder_o[1], ~encoder_o[0]}; // inject bad bits
46            | err_inj        <= 2'b11;
47        end
48
49    else begin // clean version
50        | encoder_o_reg      <= encoder_o;
51        | err_inj            <= 2'b00;
52    end
53
54    if(word_ct<256) begin
55        | bad_bit_ct        <= bad_bit_ct + (encoder_o_reg0[1]^encoder_o_reg[1])
56        |                  + (encoder_o_reg0[0]^encoder_o_reg[0]);
57        $display("error_counter,err_inj = %h %b %d %d",
58                error_counter,err_inj,bad_bit_ct,word_ct);
59    end
60
61
62 // insert your convolutional encoder here
63 // change port names and module name as necessary/desired
64 encoder encoder1 (
65     .clk,
66     .rst,
67     .enable_i(enable_encoder_i), //_reg,
68     .d_in (encoder_i), //_reg),
69     .valid_o (valid_encoder_o),
70     .d_out (encoder_o) );
71
72 // insert your term project code here
73 decoder decoder1 (
74     .clk,
75     .rst,
76     .enable (enable_decoder_in),
77     .d_in (encoder_o_reg),
78     .d_out (decoder_o) );
79
80 endmodule
81

```

VSIM 196> run

```

# error_counter,err_inj = 00000000 xx      0      0
# error_counter,err_inj = 00000001 00      0      1
# error_counter,err_inj = 00000002 00      0      2
# error_counter,err_inj = 00000003 00      0      3
# error_counter,err_inj = 00000004 00      0      4
# error_counter,err_inj = 00000005 00      0      5
# error_counter,err_inj = 00000006 00      0      6
# error_counter,err_inj = 00000007 00      0      7
# error_counter,err_inj = 00000008 00      0      8
# error_counter,err_inj = 00000009 00      0      9
# error_counter,err_inj = 0000000a 00      0     10
# error_counter,err_inj = 0000000b 00      0     11
# error_counter,err_inj = 0000000c 00      0     12
# error_counter,err_inj = 0000000d 00      0     13
# error_counter,err_inj = 0000000e 00      0     14
# error_counter,err_inj = 0000000f 00      0     15
# error_counter,err_inj = 00000010 00      0     16
# error_counter,err_inj = 00000011 00      0     17
# error_counter,err_inj = 00000012 00      0     18
# error_counter,err_inj = 00000013 00      0     19
# error_counter,err_inj = 00000014 00      0     20
# error_counter,err_inj = 00000015 00      0     21
# error_counter,err_inj = 00000016 00      0     22
# error_counter,err_inj = 00000017 00      0     23
# error_counter,err_inj = 00000018 00      0     24
# error_counter,err_inj = 00000019 00      0     25
# error_counter,err_inj = 0000001a 00      0     26
# error_counter,err_inj = 0000001b 00      0     27
# error_counter,err_inj = 0000001c 00      0     28
# error_counter,err_inj = 0000001d 00      0     29
# error_counter,err_inj = 0000001e 00      0     30
# error_counter,err_inj = 0000001f 11      0     31
# error_counter,err_inj = 00000020 11      2     32
# error_counter,err_inj = 00000021 00      4     33

```

## Skipping the repetition.

```
# error_counter,err_inj = 000000f5 00      28      245
# error_counter,err_inj = 000000f6 00      28      246
# error_counter,err_inj = 000000f7 00      28      247
# error_counter,err_inj = 000000f8 00      28      248
# error_counter,err_inj = 000000f9 00      28      249
# error_counter,err_inj = 000000fa 00      28      250
# error_counter,err_inj = 000000fb 00      28      251
# error_counter,err_inj = 000000fc 00      28      252
# error_counter,err_inj = 000000fd 00      28      253
# error_counter,err_inj = 000000fe 00      28      254
# error_counter,err_inj = 000000ff 11      28      255
# word_count =      10440
# yaa! in = 0, out = 0, w_ct =      0, err = 00
# yaa! in = 0, out = 0, w_ct =      1, err = 00
# yaa! in = 0, out = 0, w_ct =      2, err = 00
# yaa! in = 0, out = 0, w_ct =      3, err = 00
# yaa! in = 0, out = 0, w_ct =      4, err = 00
# yaa! in = 0, out = 0, w_ct =      5, err = 00
# yaa! in = 0, out = 0, w_ct =      6, err = 00
# yaa! in = 0, out = 0, w_ct =      7, err = 00
# yaa! in = 0, out = 0, w_ct =      8, err = 00
```

## Skipping the repetition.

```
# yaa! in = 1, out = 1, w_ct =      99, err = 00
# yaa! in = 1, out = 1, w_ct =     100, err = 00
# boo! in = 1, out = 0, w_ct =     101, err = 00,      1045000, BAD!
# yaa! in = 1, out = 1, w_ct =     102, err = 00
# boo! in = 1, out = 0, w_ct =     103, err = 00,      1045000, BAD!
# boo! in = 1, out = 0, w_ct =     104, err = 00,      1045000, BAD!
# yaa! in = 1, out = 1, w_ct =     105, err = 00
# yaa! in = 0, out = 0, w_ct =     106, err = 00
# yaa! in = 0, out = 0, w_ct =     107, err = 00
# yaa! in = 0, out = 0, w_ct =     108, err = 00
# yaa! in = 1, out = 1, w_ct =     109, err = 00
# yaa! in = 0, out = 0, w_ct =     110, err = 00
# yaa! in = 1, out = 1, w_ct =     111, err = 00
# yaa! in = 1, out = 1, w_ct =     112, err = 00
# yaa! in = 0, out = 0, w_ct =     113, err = 00
# yaa! in = 0, out = 0, w_ct =     114, err = 00
# yaa! in = 0, out = 0, w_ct =     115, err = 00
# yaa! in = 1, out = 1, w_ct =     116, err = 00
# yaa! in = 0, out = 0, w_ct =     117, err = 00
# yaa! in = 1, out = 1, w_ct =     118, err = 00
# yaa! in = 1, out = 1, w_ct =     119, err = 00
# yaa! in = 1, out = 1, w_ct =     120, err = 00
# yaa! in = 1, out = 1, w_ct =     121, err = 00
# yaa! in = 0, out = 0, w_ct =     122, err = 00
# yaa! in = 0, out = 0, w_ct =     123, err = 00
# yaa! in = 1, out = 1, w_ct =     124, err = 00
# yaa! in = 0, out = 0, w_ct =     125, err = 00
# yaa! in = 0, out = 0, w_ct =     126, err = 00
# yaa! in = 0, out = 0, w_ct =     127, err = 00
# yaa! in = 0, out = 0, w_ct =     128, err = 00
# yaa! in = 0, out = 0, w_ct =     129, err = 00
# yaa! in = 0, out = 0, w_ct =     130, err = 00
# yaa! in = 0, out = 0, w_ct =     131, err = 00
# yaa! in = 0, out = 0, w_ct =     132, err = 00
# yaa! in = 0, out = 0, w_ct =     133, err = 00
# yaa! in = 0, out = 0, w_ct =     134, err = 00
# boo! in = 0, out = 1, w_ct =     135, err = 00,      1045000, BAD!
# boo! in = 0, out = 1, w_ct =     136, err = 00,      1045000, BAD!
# yaa! in = 1, out = 1, w_ct =     137, err = 00
# yaa! in = 1, out = 1, w_ct =     138, err = 00
# yaa! in = 1, out = 1, w_ct =     139, err = 00
# boo! in = 1, out = 0, w_ct =     140, err = 00,      1045000, BAD!
# yaa! in = 1, out = 1, w_ct =     141, err = 00
```

## Skipping the repetition.

```
# yaa! in = 1, out = 1, w_ct =      250, err = 00
# yaa! in = 1, out = 1, w_ct =      251, err = 00
# yaa! in = 1, out = 1, w_ct =      252, err = 00
# yaa! in = 1, out = 1, w_ct =      253, err = 00
# yaa! in = 1, out = 1, w_ct =      254, err = 00
# yaa! in = 1, out = 1, w_ct =      255, err = 00
# good =          238, bad =           18,          30 bad_bits
# ** Note: $stop    : C:/Users/Charlotte_Qi/Desktop/final_project2/viterbi_tx_rx_tb2.sv(89)
#   Time: 1045 ns  Iteration: 0  Instance: /viterbi_tx_rx_tb
```

## Part 2 B

### 2.b.1

```

1 module viterbi_tx_rx #(parameter N=3) (
2     input  clk,
3     input  rst,
4     input  encoder_i,
5     input  enable_encoder_i,
6     output decoder_o);
7
8     wire [1:0] encoder_o; // connects encoder to decoder
9
10    int      error_counter,
11          | error_counterQ,
12          | bad_bit_ct,
13          | word_ct;
14    logic [1:0] encoder_o_reg,
15          | encoder_o_reg;
16    logic   encoder_i_reg;
17    logic   enable_decoder_in;
18    logic   enable_encoder_i_reg;
19    wire    valid_encoder_o;
20    logic [1:0] err_inj;
21
22    always @ (posedge clk, negedge rst)
23        if(!rst) begin
24            error_counter      <= 'd0;
25        // error_counterQ    <= 'd0;
26            encoder_o_reg    <= 'b0;
27            encoder_o_reg0    <= 'b0;
28            enable_decoder_in <= 'b0;
29            enable_encoder_i_reg <= 'b0;
30            word_ct           <= 'b0;
31        end
32        else begin
33            enable_encoder_i_reg <= enable_encoder_i;
34            enable_decoder_in    <= valid_encoder_o;
35        // encoder_o_reg      <= 'b0;
36        // if(word_ct % 8 == 0) begin
37            // error_counter <= $random >> 1;
38            // error_counterQ <= error_counter;
39        // end
40            word_ct           <= word_ct + 1;
41        // bit error injection in encoder_o_reg
42            encoder_i_reg     <= encoder_i;
43            encoder_o_reg0    <= encoder_o;
44            if(error_counter[N-1:0]==1) begin //
45                encoder_o_reg <= {encoder_o[1], ~encoder_o[0]}; // inject bad bits
46                err_inj <= 2'b01;
47            end
48        else begin           // clean version
49            encoder_o_reg  <= encoder_o;
50            err_inj        <= 2'b0;
51        end
52        if(word_ct<256) begin
53            bad_bit_ct  <= bad_bit_ct + (encoder_o_reg[1]^encoder_o_reg[0]);
54            |           + (encoder_o_reg[0]^encoder_o_reg[1]);
55            $display("error_counter,err_inj = %h %b %d %d",
56                  error_counter,err_inj,bad_bit_ct,word_ct);
57        end
58    end
59
60    // insert your convolutional encoder here
61    // change port names and module name as necessary/desired
62    encoder encoder1      (
63        .clk,
64        .rst,
65        .enable_i(enable_encoder_i), //_reg),
66        .d_in  (encoder_i),        //_reg),
67        .valid_o (valid_encoder_o),
68        .d_out  (encoder_o) );
69
70    // insert your term project code here
71    decoder decoder1      (
72        .clk,
73        .rst,
74        .enable (enable_decoder_in),
75        .d_in  (encoder_o_reg),
76        .d_out  (decoder_o) );
77
78
79 endmodule
80

```

```

VSIM 198> run
# error_counter,err_inj = 00000000 xx      0      0
# error_counter,err_inj = 090a9a92 00      0      1
# error_counter,err_inj = 6044af40 00      0      2
# error_counter,err_inj = 42426b04 00      0      3
# error_counter,err_inj = 58f82b31 00      0      4
# error_counter,err_inj = 035cbd86 00      0      5
# error_counter,err_inj = 236fccc6 00      0      6
# error_counter,err_inj = 59614232 00      0      7
# error_counter,err_inj = 449ba909 00      0      8
# error_counter,err_inj = 0079f180 00      0      9
# error_counter,err_inj = 036be686 00      0     10
# error_counter,err_inj = 1d91f8bb 00      0     11
# error_counter,err_inj = 0f46e69e 00      0     12
# error_counter,err_inj = 3b6a2bf6 00      0     13
# error_counter,err_inj = 2316fbcb 00      0     14
# error_counter,err_inj = 3e7ef4fc 00      0     15
# error_counter,err_inj = 719b9263 00      0     16
# error_counter,err_inj = 717bc262 00      0     17
# error_counter,err_inj = 6a89e955 00      0     18
# error_counter,err_inj = 3957fbf2 00      0     19
# error_counter,err_inj = 5de9393b 00      0     20
# error_counter,err_inj = 44996b09 00      0     21
# error_counter,err_inj = 23f66dc7 00      0     22
# error_counter,err_inj = 3c9834f9 01      0     23
# error_counter,err_inj = 73bb4b67 00      1     24
# error_counter,err_inj = 7a003d74 01      1     25
# error_counter,err_inj = 71652762 00      2     26
# error_counter,err_inj = 172c24ae 00      2     27
# error_counter,err_inj = 6f47145e 00      2     28
# error_counter,err_inj = 4b55ac16 00      2     29
# error_counter,err_inj = 59539332 00      2     30
# error_counter,err_inj = 58f7b131 00      2     31
# error_counter,err_inj = 02b9c385 00      2     32

```

```

# good =      256, bad =          0,           31 bad_bits
# ** Note: $stop    : C:/Users/Charlotte_Qi/Desktop/final_project2/viterbi_tx_rx_tb2.sv(89)
#   Time: 1045 ns Iteration: 0 Instance: /viterbi_tx_rx_tb

```

## 2.b.2

```

1  module viterbi_tx_rx #(parameter N=3) (
2    input  clk,
3    input  rst,
4    input  encoder_i,
5    input  enable_encoder_i,
6    output decoder_o);
7
8    wire [1:0] encoder_o; // connects encoder to decoder
9
10   int      error_counter,
11        error_counterQ,
12        bad_bit_ct,
13        word_ct;
14   logic [1:0] encoder_o_reg0,
15             encoder_o_reg;
16   logic  encoder_i_reg;
17   logic  enable_decoder_in;
18   logic  enable_encoder_i_reg;
19   wire   valid_encoder_o;
20   logic [1:0] err_inj;
21
22   always @ (posedge clk, negedge rst)
23     if(rst) begin
24       error_counter      <= 'd0;
25     //   error_counterQ    <= 'd0;
26       encoder_o_reg      <= 'b0;
27       encoder_o_reg0     <= 'b0;
28       enable_decoder_in  <= 'b0;
29       enable_encoder_i_reg <= 'b0;
30       word_ct            <= 'b0;
31     end
32     else begin
33       enable_encoder_i_reg <= enable_encoder_i;
34       enable_decoder_in   <= valid_encoder_o;
35     //   encoder_o_reg      <= 'b0;
36       error_counter      <= $random >> 4;
37       word_ct            <= word_ct + 1;
38   // bit error injection in encoder_o_reg
39       encoder_i_reg      <= encoder_i;
40       encoder_o_reg0     <= encoder_o;
41   //   error_counterQ    <= error_counter;

```

```

42   if(error_counter[N-1:0]=='1) begin // 
43     //   err_inj      <= error_counter[29:28];
44     //   encoder_o_reg  <= encoder_o^err_inj;
45     encoder_o_reg <= {encoder_o[1], encoder_o[0]}; // inject bad bits
46     err_inj      <= 2'b10;
47   end
48   else begin // clean version
49     encoder_o_reg  <= encoder_o;
50     err_inj      <= 2'b0;
51   end
52   if(word_ct<256) begin
53     bad_bit_ct  <= bad_bit_ct + (encoder_o_reg0[1]^encoder_o_reg[1])
54                           + (encoder_o_reg0[0]^encoder_o_reg[0]);
55   $display("error_counter,err_inj = %h %b %d %d",
56           error_counter,err_inj,bad_bit_ct,word_ct);
57   end
58 end
59
60 // insert your convolutional encoder here
61 // change port names and module name as necessary/desired
62 encoder encoder1 (
63   .clk,
64   .rst,
65   .enable_i(enable_encoder_i), //_reg),
66   .d_in (encoder_i), //_reg),
67   .valid_o (valid_encoder_o),
68   .d_out (encoder_o) );
69
70 // insert your term project code here
71 decoder decoder1 (
72   .clk,
73   .rst,
74   .enable (enable_decoder_in),
75   .d_in (encoder_o_reg),
76   .d_out (decoder_o) );
77
78
79 endmodule
80

```

```

VSIM 200> run
# error_counter,err_inj = 00000000 xx          0      0
# error_counter,err_inj = 01215352 00          0      1
# error_counter,err_inj = 0c0895e8 00          0      2
# error_counter,err_inj = 08484d60 00          0      3
# error_counter,err_inj = 0blf0566 00          0      4
# error_counter,err_inj = 006b97b0 00          0      5
# error_counter,err_inj = 046df998 00          0      6
# error_counter,err_inj = 0b2c2846 00          0      7
# error_counter,err_inj = 08937521 00          0      8
# error_counter,err_inj = 000f3e30 00          0      9
# error_counter,err_inj = 006d7cd0 00          0     10
# error_counter,err_inj = 03b23f17 00          0     11
# error_counter,err_inj = 01e8dcfd 10          0     12
# error_counter,err_inj = 076d457e 00          1     13
# error_counter,err_inj = 0462df78 00          1     14
# error_counter,err_inj = 07cfde9f 00          1     15
# error_counter,err_inj = 0e33724c 10          1     16
# error_counter,err_inj = 0e2f784c 00          2     17
# error_counter,err_inj = 0d513d2a 00          2     18
# error_counter,err_inj = 072aff7e 00          2     19
# error_counter,err_inj = 0bbd2727 00          2     20
# error_counter,err_inj = 08932d61 10          2     21
# error_counter,err_inj = 047ecdb8 00          3     22
# error_counter,err_inj = 0793069f 00          3     23
# error_counter,err_inj = 0e77696c 10          3     24
# error_counter,err_inj = 0f4007ae 00          4     25
# error_counter,err_inj = 0e2ca4ec 00          4     26
# error_counter,err_inj = 02e58495 00          4     27
# error_counter,err_inj = 0de8e28b 00          4     28
# error_counter,err_inj = 096ab582 00          4     29
# error_counter,err_inj = 0b2a7266 00          4     30
# error_counter,err_inj = 0blef626 00          4     31
# error_counter,err_inj = 00573870 00          4     32

. . . . . - , . . . . - , . . . . - . . . . .
# good =      253, bad =      3,           37 bad_bits
# ** Note: $stop    : C:/Users/Charlotte_Qi/Desktop/final_project2/viterbi_tx_rx_tb2.sv(89)
#   Time: 1045 ns  Iteration: 0  Instance: /viterbi_tx_rx_tb
. . . . . - , . . . . - , . . . . - . . . . .

```

## 2.b.3

```

1 module viterbi_tx_rx #(parameter N=4) (
2     input    clk,
3     input    rst,
4     input    encoder_i,
5     input    enable_encoder_i,
6     output   decoder_o;
7
8     wire [1:0] encoder_o; // connects encoder to decoder
9
10    int      error_counter,
11        error_counterQ,
12        bad_bit_ct,
13        word_ct;
14    logic [1:0] encoder_o_reg0,
15        encoder_o_reg;
16    logic    encoder_i_reg;
17    logic    enable_decoder_in;
18    logic    enable_encoder_i_reg;
19    wire     valid_encoder_o;
20    logic [1:0] err_inj;
21
22    always @ (posedge clk, negedge rst)
23        if(!rst) begin
24            error_counter      <= 'd0;
25        // error_counterQ      <= 'd0;
26            encoder_o_reg      <= 'b0;
27            encoder_o_reg0     <= 'b0;
28            enable_decoder_in  <= 'b0;
29            enable_encoder_i_reg <= 'b0;
30            word_ct             <= 'b0;
31        end
32        else begin
33            enable_encoder_i_reg <= enable_encoder_i;
34            enable_decoder_in   <= valid_encoder_o;
35        // encoder_o_reg       <= 'b0;
36            error_counter      <= $random >> 5;
37            word_ct             <= word_ct + 1;
38        // bit error injection in encoder_o_reg
39            encoder_i_reg      <= encoder_i;
40            encoder_o_reg0     <= encoder_o;
41        // error_counterQ      <= error_counter;
42
43        if(error_counter[N-1:0]=='1) begin // 
44            // err_inj           <= error_counter[29:28];
45            // encoder_o_reg     <= encoder_o^err_inj;
46            encoder_o_reg <= {~encoder_o[1], ~encoder_o[0]}; // inject bad bits
47            err_inj <= 2'b11;
48        end
49        else begin               // clean version
50            encoder_o_reg <= encoder_o;
51            err_inj <= 2'b0;
52        end
53        if(word_ct<256) begin
54            bad_bit_ct <= bad_bit_ct + (encoder_o_reg0[1]^encoder_o_reg[1])
55            ||| + (encoder_o_reg0[0]^encoder_o_reg[0]);
56            $display("error_counter,err_inj = %h %b %d %d",
57                     error_counter,err_inj,bad_bit_ct,word_ct);
58        end
59    end
60
61    // insert your convolutional encoder here
62    // change port names and module name as necessary/desired
63    encoder encoder1      (
64        .clk,
65        .rst,
66        .enable_i(enable_encoder_i), // _reg),
67        .d_in  (encoder_i),         // _reg),
68        .valid_o (valid_encoder_o),
69        .d_out (encoder_o) );
70
71    // insert your term project code here
72    decoder decoder1      (
73        .clk,
74        .rst,
75        .enable (enable_decoder_in),
76        .d_in  (encoder_o_reg),
77        .d_out (decoder_o) );
78
79 endmodule
80

```

VSIM 202> run

# error_counter,err_inj = 00000000 xx	0	0
# error_counter,err_inj = 0090a9a9 00	0	1
# error_counter,err_inj = 06044af4 00	0	2
# error_counter,err_inj = 042426b0 00	0	3
# error_counter,err_inj = 058f82b3 00	0	4
# error_counter,err_inj = 0035cbd8 00	0	5
# error_counter,err_inj = 0236fccc 00	0	6
# error_counter,err_inj = 05961423 00	0	7
# error_counter,err_inj = 0449ba90 00	0	8
# error_counter,err_inj = 00079f18 00	0	9
# error_counter,err_inj = 0036be68 00	0	10
# error_counter,err_inj = 01d91f8b 00	0	11
# error_counter,err_inj = 00f46e69 00	0	12
# error_counter,err_inj = 03b6a2bf 00	0	13
# error_counter,err_inj = 02316fb1 11	0	14
# error_counter,err_inj = 03e7ef4f 00	2	15
# error_counter,err_inj = 0719b926 11	2	16
# error_counter,err_inj = 0717bc26 00	4	17
# error_counter,err_inj = 06a89e95 00	4	18
# error_counter,err_inj = 03957fbf 00	4	19
# error_counter,err_inj = 05de9393 11	4	20
# error_counter,err_inj = 044996b0 00	6	21
# error_counter,err_inj = 023f66dc 00	6	22
# error_counter,err_inj = 03c9834f 00	6	23
# error_counter,err_inj = 073bb4b6 11	6	24
# error_counter,err_inj = 07a003d7 00	8	25
# error_counter,err_inj = 07165276 00	8	26
# error_counter,err_inj = 0172c24a 00	8	27
# error_counter,err_inj = 06f47145 00	8	28
# error_counter,err_inj = 04b55acl 00	8	29
# error_counter,err_inj = 05953933 00	8	30
# error_counter,err_inj = 058f7b13 00	8	31
# error_counter,err_inj = 002b9c38 00	8	32

```
# good =      242, bad =       14,          30 bad_bits
# ** Note: $stop    : C:/Users/Charlotte_Qi/Desktop/final_project2/viterbi_tx_rx_tb2.sv(89)
#   Time: 1045 ns  Iteration: 0  Instance: /viterbi_tx_rx_tb
```

## 2.b.4

```

1 module viterbi_tx_rx #(parameter N=4) (
2     input    clk,
3     input    rst,
4     input    encoder_i,
5     input    enable_encoder_i,
6     output   decoder_o);
7
8     wire [1:0] encoder_o; // connects encoder to decoder
9
10    int      error_counter,
11        error_counterQ,
12        bad_bit_ct,
13        word_ct;
14    logic [1:0] encoder_o_reg0,
15        encoder_o_reg;
16    logic    encoder_i_reg;
17    logic    enable_decoder_in;
18    logic    enable_encoder_i_reg;
19    wire     valid_encoder_o;
20    logic [1:0] err_inj;
21
22    always @ (posedge clk, negedge rst)
23        if(!rst) begin
24            error_counter      <= 'd0;
25        // error_counterQ    <= 'd0;
26            encoder_o_reg    <= 'b0;
27            encoder_o_reg0   <= 'b0;
28            enable_decoder_in  <= 'b0;
29            enable_encoder_i_reg <= 'b0;
30            word_ct          <= 'b0;
31        end
32        else begin
33            enable_encoder_i_reg <= enable_encoder_i;
34            enable_decoder_in    <= valid_encoder_o;
35        // encoder_o_reg      <= 'b0;
36            if (word_ct[0] == '1) error_counter      <= $random >> 7;
37            word_ct          <= word_ct + 1;
38        // bit error injection in encoder_o_reg
39            encoder_i_reg      <= encoder_i;
40            encoder_o_reg0   <= encoder_o;
41        // error_counterQ    <= error_counter;
42
43        if(error_counter[N-1:1]=='1) begin // 
44            // err_inj      <= error_counter[29:28];
45            // encoder_o_reg  <= encoder_o^err_inj;
46            encoder_o_reg <= {encoder_o[1], ~encoder_o[0]}; // inject bad bits
47            err_inj      <= 2'b01;
48        end
49        else begin           // clean version
50            encoder_o_reg <= encoder_o;
51            err_inj      <= 2'b00;
52        end
53        if(word_ct<256) begin
54            bad_bit_ct  <= bad_bit_ct + (encoder_o_reg0[1]^encoder_o_reg[1])
55                                + (encoder_o_reg0[0]^encoder_o_reg[0]);
56            $display("error_counter,err_inj = %b %d %d",
57                     error_counter,err_inj,bad_bit_ct,word_ct);
58        end
59    end
60
61    // insert your convolutional encoder here
62    // change port names and module name as necessary/desired
63    encoder encoder1      (
64        .clk,
65        .rst,
66        .enable_i(enable_encoder_i), //_reg,
67        .d_in  (encoder_i),         //_reg),
68        .valid_o (valid_encoder_o),
69        .d_out (encoder_o) );
70
71    // insert your term project code here
72    decoder decoder1      (
73        .clk,
74        .rst,
75        .enable (enable_decoder_in),
76        .d_in  (encoder_o_reg),
77        .d_out (decoder_o) );
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
259
260
261
262
263
264
265
266
267
268
269
269
270
271
272
273
274
275
276
277
278
279
279
280
281
282
283
284
285
286
287
288
289
289
290
291
292
293
294
295
296
297
298
299
299
300
301
302
303
304
305
306
307
308
309
309
310
311
312
313
314
315
316
317
318
319
319
320
321
322
323
324
325
326
327
328
329
329
330
331
332
333
334
335
336
337
338
339
339
340
341
342
343
344
345
346
347
348
349
349
350
351
352
353
354
355
356
357
358
359
359
360
361
362
363
364
365
366
367
368
369
369
370
371
372
373
374
375
376
377
378
379
379
380
381
382
383
384
385
386
387
388
389
389
390
391
392
393
394
395
396
397
398
399
399
400
401
402
403
404
405
406
407
408
409
409
410
411
412
413
414
415
416
417
418
419
419
420
421
422
423
424
425
426
427
428
429
429
430
431
432
433
434
435
436
437
438
439
439
440
441
442
443
444
445
446
447
448
449
449
450
451
452
453
454
455
456
457
458
459
459
460
461
462
463
464
465
466
467
468
469
469
470
471
472
473
474
475
476
477
478
479
479
480
481
482
483
484
485
486
487
488
489
489
490
491
492
493
494
495
496
497
498
499
499
500
501
502
503
504
505
506
507
508
509
509
510
511
512
513
514
515
516
517
518
519
519
520
521
522
523
524
525
526
527
528
529
529
530
531
532
533
534
535
536
537
538
539
539
540
541
542
543
544
545
546
547
548
549
549
550
551
552
553
554
555
556
557
558
559
559
560
561
562
563
564
565
566
567
568
569
569
570
571
572
573
574
575
576
577
578
579
579
580
581
582
583
584
585
586
587
588
589
589
590
591
592
593
594
595
596
597
598
599
599
600
601
602
603
604
605
606
607
608
609
609
610
611
612
613
614
615
616
617
617
618
619
619
620
621
622
623
624
625
626
627
628
629
629
630
631
632
633
634
635
636
637
638
639
639
640
641
642
643
644
645
646
647
648
649
649
650
651
652
653
654
655
656
657
658
659
659
660
661
662
663
664
665
666
667
668
669
669
670
671
672
673
674
675
676
677
678
679
679
680
681
682
683
684
685
686
687
688
689
689
690
691
692
693
694
695
696
697
697
698
699
700
701
702
703
704
705
706
707
708
709
709
710
711
712
713
714
715
716
717
717
718
719
719
720
721
722
723
724
725
726
727
727
728
729
729
730
731
732
733
734
735
736
737
737
738
739
739
740
741
742
743
744
745
746
747
747
748
749
749
750
751
752
753
754
755
756
757
757
758
759
759
760
761
762
763
764
765
766
767
767
768
769
769
770
771
772
773
774
775
776
777
777
778
779
779
780
781
782
783
784
785
786
787
787
788
789
789
790
791
792
793
794
795
796
797
797
798
799
799
800
801
802
803
804
805
806
807
807
808
809
809
810
811
812
813
814
815
816
816
817
818
818
819
819
820
821
822
823
824
825
826
826
827
828
828
829
829
830
831
832
833
834
835
836
836
837
838
838
839
839
840
841
842
843
844
845
845
846
847
847
848
848
849
849
850
851
852
853
854
855
855
856
857
857
858
858
859
859
860
861
862
863
864
865
865
866
867
867
868
868
869
869
870
871
872
873
874
875
875
876
877
877
878
878
879
879
880
881
882
883
884
885
885
886
887
887
888
888
889
889
890
891
892
893
893
894
894
895
895
896
896
897
897
898
898
899
899
900
901
902
903
903
904
904
905
905
906
906
907
907
908
908
909
909
910
910
911
911
912
912
913
913
914
914
915
915
916
916
917
917
918
918
919
919
920
920
921
921
922
922
923
923
924
924
925
925
926
926
927
927
928
928
929
929
930
930
931
931
932
932
933
933
934
934
935
935
936
936
937
937
938
938
939
939
940
940
941
941
942
942
943
943
944
944
945
945
946
946
947
947
948
948
949
949
950
950
951
951
952
952
953
953
954
954
955
955
956
956
957
957
958
958
959
959
960
960
961
961
962
962
963
963
964
964
965
965
966
966
967
967
968
968
969
969
970
970
971
971
972
972
973
973
974
974
975
975
976
976
977
977
978
978
979
979
980
980
981
981
982
982
983
983
984
984
985
985
986
986
987
987
988
988
989
989
990
990
991
991
992
992
993
993
994
994
995
995
996
996
997
997
998
998
999
999
1000
1000
1001
1001
1002
1002
1003
1003
1004
1004
1005
1005
1006
1006
1007
1007
1008
1008
1009
1009
1010
1010
1011
1011
1012
1012
1013
1013
1014
1014
1015
1015
1016
1016
1017
1017
1018
1018
1019
1019
1020
1020
1021
1021
1022
1022
1023
1023
1024
1024
1025
1025
1026
1026
1027
1027
1028
1028
1029
1029
1030
1030
1031
1031
1032
1032
1033
1033
1034
1034
1035
1035
1036
1036
1037
1037
1038
1038
1039
1039
1040
1040
1041
1041
1042
1042
1043
1043
1044
1044
1045
1045
1046
1046
1047
1047
1048
1048
1049
1049
1050
1050
1051
1051
1052
1052
1053
1053
1054
1054
1055
1055
1056
1056
1057
1057
1058
1058
1059
1059
1060
1060
1061
1061
1062
1062
1063
1063
1064
1064
1065
1065
1066
1066
1067
1067
1068
1068
1069
1069
1070
1070
1071
1071
1072
1072
1073
1073
1074
1074
1075
1075
1076
1076
1077
1077
1078
1078
1079
1079
1080
1080
1081
1081
1082
1082
1083
1083
1084
1084
1085
1085
1086
1086
1087
1087
1088
1088
1089
1089
1090
1090
1091
1091
1092
1092
1093
1093
1094
1094
1095
1095
1096
1096
1097
1097
1098
1098
1099
1099
1100
1100
1101
1101
1102
1102
1103
1103
1104
1104
1105
1105
1106
1106
1107
1107
1108
1108
1109
1109
1110
1110
1111
1111
1112
1112
1113
1113
1114
1114
1115
1115
1116
1116
1117
1117
1118
1118
1119
1119
1120
1120
1121
1121
1122
1122
1123
1123
1124
1124
1125
1125
1126
1126
1127
1127
1128
1128
1129
1129
1130
1130
1131
1131
1132
1132
1133
1133
1134
1134
1135
1135
1136
1136
1137
1137
1138
1138
1139
1139
1140
1140
1141
1141
1142
1142
1143
1143
1144
1144
1145
1145
1146
1146
1147
1147
1148
1148
1149
1149
1150
1150
1151
1151
1152
1152
1153
1153
1154
1154
1155
1155
1156
1156
1157
1157
1158
1158
1159
1159
1160
1160
1161
1161
1162
1162
1163
1163
1164
1164
1165
1165
1166
1166
1167
1167
1168
1168
1169
1169
1170
1170
1171
1171
1172
1172
1173
1173
1174
1174
1175
1175
1176
1176
1177
1177
1178
1178
1179
1179
1180
1180
1181
1181
1182
1182
1183
1183
1184
1184
1185
1185
1186
1186
1187
1187
1188
1188
1189
1189
1190
1190
1191
1191
1192
1192
1193
1193
1194
1194
1195
1195
1196
1196
1197
1197
1198
1198
1199
1199
1200
1200
1201
1201
1202
1202
1203
1203
1204
1204
1205
1205
1206
1206
1207
1207
1208
1208
1209
1209
1210
1210
1211
1211
1212
1212
1213
1213
1214
1214
1215
1215
1216
1216
1217
1217
1218
1218
1219
1219
1220
1220
1221
1221
1222
1222
1223
1223
1224
1224
1225
1225
1226
1226
1227
1227
1228
1228
1229
1229
1230
1230
1231
1231
1232
1232
1233
1233
1234
1234
1235
1235
1236
1236
1237
1237
1238
1238
1239
1239
1240
1240
1241
1241
1242
1242
1243
1243
1244
1244
1245
1245
1246
1246
1247
1247
1248
1248
1249
1249
1250
1250
1251
1251
1252
1252
1253
1253
1254
1254
1255
1255
1256
1256
1257
1257
1258
1258
1259
1259
1260
1260
1261
1261
1262
1262
1263
1263
1264
1264
1265
1265
1266
1266
1267
1267
1268
1268
1269
1269
1270
1270
1271
1271
1272
1272
1273
1273
1274
1274
1275
1275
1276
1276
1277
1277
1278
1278
1279
1279
1280
1280
1281
1281
1282
1282
1283
1283
1284
1284
1285
1285
1286
1286
1287
1287
1288
1288
1289
1289
1290
1290
1291
1291
1292
1292
1293
1293
1294
1294
1295
1295
1296
1296
1297
1297
1298
1298
1299
1299
1300
1300
1301
1301
1302
1302
1303
1303
1304
1304
1305
1305
1306
1306
1307
1307
1308
1308
1309
1309
1310
1310
1311
1311
1312
1312
1313
1313
1314
1314
1315
1315
1316
1316
1317
1317
1318
1318
1319
1319
1320
1320
1321
1321
1322
1322
1323
1323
1324
1324
1325
1325
1326
1326
1327
1327
1328
1328
1329
1329
1330
1330
1331
1331
1332
1332
1333
1333
1334
1334
1335
1335
1336
1336
1337
1337
1338
1338
1339
1339
1340
1340
1341
1341
1342
1342
1343
1343
1344
1344
1345
1345
1346
1346
1347
1347
1348
1348
1349
1349
1350
1350
1351
1351
1352
1352
1353
1353
1354
1354
1355
1355
1356
1356
1357
1357
1358
1358
1359
1359
1360
1360
1361
1361
1362
1362
1363
1363
1364
1364
1365
1365
1366
1366
1367
1367
1368
1368
1369
1369
1370
1370
1371
1371
1372
1372
1373
1373
1374
1374
1375
1375
1376
1376
1377
1377
1378
1378
1379
1379
1380
1380
1381
1381
1382
1382
1383
1383
1384
1384
1385
1385
1386
1386
1387
1387
1388
1388
1389
1389
1390
1390
1391
1391
1392
1392
1393
1393
1394
1394
1395
1395
1396
1396
1397
1397
1398
1398
1399
1399
1400
1400
1401
1401
1402
1402
1403
1403
1404
1404
1405
1405
1406
1406
1407
1407
1408
1408
1409
1409
1410
1410
1411
1411
1412
1412
1413
1413
1414
1414
1415
1415
1416
1416
1417
1417
1418
1418
1419
1419
1420
1420
1421
1421
1422
1422
1423
1423
1424
1424
1425
1425
1426
1426
1427
1427
1428
1428
1429
1429
1430
1430
1431
1431
1432
1432
1433
1433
1434
1434
1435
1435
1436
1436
1437
1437
1438
1438
1439
1439
1440
1440
1441
1441
1442
1442
1443
1443
1444
1444
1445
1445
1446
1446
1447
1447
1448
1448
1449
1449
1450
1450
1451
1451
1452
1452
1453
1453
1454
1454
1455
1455
1456
1456
1457
1457
1458
1458
1459
1459
1460
1460
1461
1461
1462
1462
1463
1463
1464
1464
1465
1465
1466
1466
1467
1467
1468
1468
1469
1469
1470
1470
1471
1471
1472
1472
1473
1473
1474
1474
1475
1475
1476
1476
1477
1477
1478
1478
1479
1479
1480
1480
1481
1481
1482
1482
1483
1483
1484
1484
1485
1485
1486
1486
1487
1487
1488
1488
1489
1489
1490
1490
1491
1491
1492
1492
1493
1493
1494
1494
1495
1495
1496
1496
1497
1497
1498
1498
1499
1499
1500
1500
1501
1501
1502
1502
1503
1503
1504
1504
1505
1505
1506
1506
1507
1507
1508
1508
1509
1509
1510
1510
1511
1511
1512
1512
1513
1513
1514
1514
1515
1515
1516
1516
1517
1517
1518
1518
1519
1519
1520
1520
1521
1521
1522
1522
1523
1523
1524
1524
1525
1525
1526
1526
1527
1527
1528
1528
1529
1529
1530
1530
1531
1531
1532
1532
1533
1533
1534
1534
1535
1535
1536
1536
1537
1537
1538
1538
1539
1539
1540
1540
1541
1541
1542
1542
1543
1543
1544
1544
1545
1545
1546
1546
1547
1547
1548
1548
1549
1549
1550
1550
1551
1551
1552
1552
1553
1553
1554
1554
1555
1555
1556
1556
1557
1557
1558
1558
1559
1559
1560
1560
1561
1561
1562
1562
1563
1563
1564
1564
1565
1565
1566
1566
1567
1567
1568
1568
1569
1569
1570
1570
1571
1571
1572
1572
1573
1573
1574
1574
1575
1575
1576
1576
1577
1577
1578
1578
1579
1579
1580
1580
1581
1581
1582
1582
1583
1583
1584
1584
1585
1585
1586
1586
1587
1587
1588
1588
1589
1589
1590
1590
1591
1591
1592
1592
1593
1593
1594
1594
1595
1595
1596
1596
1597
1597
1598
1598
1599
1599
1600
1600
1
```

### **2.b.5**

```

1 module viterbi_tx_rx #(parameter N=4) (
2     input    clk,
3     input    rst,
4     input    encoder_i,
5     input    enable_encoder_i,
6     output   decoder_o;
7
8     wire [1:0] encoder_o; // connects encoder to decoder
9
10    int      error_counter,
11        error_counterQ,
12        bad_bit_ct,
13        word_ct;
14    logic [1:0] encoder_o_reg0,
15        encoder_o_reg;
16    logic    encoder_i_reg;
17    logic    enable_decoder_in;
18    logic    enable_encoder_i_reg;
19    wire     valid_encoder_o;
20    logic [1:0] err_inj;
21
22    always @ (posedge clk, negedge rst)
23        if(!rst) begin
24            error_counter      <= 'd0;
25        // error_counterQ      <= 'd0;
26            encoder_o_reg      <= 'b0;
27            encoder_o_reg0     <= 'b0;
28            enable_decoder_in  <= 'b0;
29            enable_encoder_i_reg <= 'b0;
30            word_ct           <= 'b0;
31        end
32        else begin
33            enable_encoder_i_reg <= enable_encoder_i;
34            enable_decoder_in    <= valid_encoder_o;
35        // encoder_o_reg      <= 'b0;
36            if (word_ct[0] == '1) error_counter      <= $random >> 8;
37            word_ct           <= word_ct + 1;
38        // bit error injection in encoder_o_reg
39            encoder_i_reg      <= encoder_i;
40            encoder_o_reg0     <= encoder_o;
41        // error_counterQ      <= error_counter;
42
43        if(~error_counter[N-1:1]=='1) begin //
44            // err_inj          <= error_counter[29:28];
45            // encoder_o_reg    <= encoder_o~err_inj;
46            encoder_o_reg <= {~encoder_o[1], encoder_o[0]}; // inject bad bits
47            err_inj <= 2'b10;
48        end
49        else begin           // clean version
50            encoder_o_reg <= encoder_o;
51            err_inj       <= 2'b0;
52        end
53        if(word_ct<256) begin
54            bad_bit_ct <= bad_bit_ct + (encoder_o_reg0[1]^encoder_o_reg[1]
55                                + (encoder_o_reg0[0]^encoder_o_reg[0]));
56        $display("error_counter,err_inj = %h %b %d %d",
57                error_counter,err_inj,bad_bit_ct,word_ct);
58    end
59
60
61    // insert your convolutional encoder here
62    // change port names and module name as necessary/desired
63    encoder encoder1      (
64        .clk,
65        .rst,
66        .enable_i(enable_encoder_i), //_reg),
67        .d_in  (encoder_i),         //_reg),
68        .valid_o (valid_encoder_o),
69        .d_out (encoder_o) );
70
71    // insert your term project code here
72    decoder decoder1      (
73        .clk,
74        .rst,
75        .enable (enable_decoder_in),
76        .d_in  (encoder_o_reg),
77        .d_out (decoder_o) );
78
79
80
endmodule

```

```

VSIM 206> run
# error_counter,err_inj = 00000000 xx      0      0
# error_counter,err_inj = 00000000 00      0      1
# error_counter,err_inj = 00121535 00      0      2
# error_counter,err_inj = 00121535 00      0      3
# error_counter,err_inj = 00c0895e 00      0      4
# error_counter,err_inj = 00c0895e 10      0      5
# error_counter,err_inj = 008484d6 10      1      6
# error_counter,err_inj = 008484d6 00      2      7
# error_counter,err_inj = 00blf056 00      2      8
# error_counter,err_inj = 00blf056 00      2      9
# error_counter,err_inj = 0006b97b 00      2     10
# error_counter,err_inj = 0006b97b 00      2     11
# error_counter,err_inj = 0046df99 00      2     12
# error_counter,err_inj = 0046df99 00      2     13
# error_counter,err_inj = 00b2c284 00      2     14
# error_counter,err_inj = 00b2c284 00      2     15
# error_counter,err_inj = 00893752 00      2     16
# error_counter,err_inj = 00893752 00      2     17
# error_counter,err_inj = 0000f3e3 00      2     18
# error_counter,err_inj = 0000f3e3 00      2     19
# error_counter,err_inj = 0006d7cd 00      2     20
# error_counter,err_inj = 0006d7cd 00      2     21
# error_counter,err_inj = 003b23f1 00      2     22
# error_counter,err_inj = 003b23f1 00      2     23
# error_counter,err_inj = 001e8dc0 00      2     24
# error_counter,err_inj = 001e8dc0 00      2     25
# error_counter,err_inj = 0076d457 00      2     26
# error_counter,err_inj = 0076d457 00      2     27
# error_counter,err_inj = 00462df7 00      2     28
# error_counter,err_inj = 00462df7 00      2     29
# error_counter,err_inj = 007cfde9 00      2     30
# error_counter,err_inj = 007cfde9 00      2     31
# error_counter,err_inj = 00e33724 00      2     32

```

```

# good =      248, bad =          8,           30 bad_bits
# ** Note: $stop    : C:/Users/Charlotte_Qi/Desktop/final_project2/viterbi_tx_rx_tb2.sv(89)
#   Time: 1045 ns  Iteration: 0  Instance: /viterbi_tx_rx_tb

```

## 2.b.6

```

1  module viterbi_tx_rx #(parameter N=5) (
2      input  clk,
3      input  rst,
4      input  encoder_i,
5      input  enable_encoder_i,
6      output decoder_o);
7
8      wire [1:0] encoder_o; // connects encoder to decoder
9
10     int      error_counter,
11             error_counterQ,
12             bad_bit_ct,
13             word_ct;
14     logic [1:0] encoder_o_reg0,
15                 encoder_o_reg;
16     logic      encoder_i_reg;
17     logic      enable_decoder_in;
18     logic      enable_encoder_i_reg;
19     wire       valid_encoder_o;
20     logic [1:0] err_inj;
21
22     always @ (posedge clk, negedge rst)
23         if(!rst) begin
24             error_counter      <= 'd0;
25         // error_counterQ      <= 'd0;
26             encoder_o_reg      <= 'b0;
27             encoder_o_reg0     <= 'b0;
28             enable_decoder_in  <= 'b0;
29             enable_encoder_i_reg <= 'b0;
30             word_ct            <= 'b0;
31         end
32         else begin
33             enable_encoder_i_reg <= enable_encoder_i;
34             enable_decoder_in   <= valid_encoder_o;
35         // encoder_o_reg      <= 'b0;
36             if(word_ct[1:0] == '1) error_counter      <= $random >> 9;
37             word_ct            <= word_ct + 1;
38         // bit error injection in encoder_o_reg
39             encoder_i_reg      <= encoder_i;
40             encoder_o_reg0     <= encoder_o;
41         // error_counterQ      <= error_counter;
42
43         if(error_counter[N-1:2]=='1) begin //
44             // err_inj      <= error_counter[29:28];
45             // encoder_o_reg <= encoder_o^err_inj;
46             encoder_o_reg <= {encoder_o[1], ~encoder_o[0]}; // inject bad bits
47             err_inj        <= 2'b01;
48         end
49         else begin           // clean version
50             encoder_o_reg  <= encoder_o;
51             err_inj        <= 2'b0;
52         end
53         if(word_ct<256) begin
54             bad_bit_ct  <= bad_bit_ct + (encoder_o_reg0[1]^encoder_o_reg[1])
55                                         + (encoder_o_reg0[0]^encoder_o_reg[0]);
56             $display("error_counter,err_inj = %h %b %d %d",
57                     error_counter,err_inj,bad_bit_ct,word_ct);
58         end
59
60
61 // insert your convolutional encoder here
62 // change port names and module name as necessary/desired
63 encoder encoder1      (
64     .clk,
65     .rst,
66     .enable_i(enable_encoder_i), //_reg),
67     .d_in  (encoder_i),        //_reg),
68     .valid_o (valid_encoder_o),
69     .d_out  (encoder_o) );
70
71 // insert your term project code here
72 decoder decoder1      (
73     .clk,
74     .rst,
75     .enable (enable_decoder_in),
76     .d_in  (encoder_o_reg),
77     .d_out (decoder_o) );
78
79 endmodule
80

```

```

VSIM 208> run
# error_counter,err_inj = 00000000 xx          0          0
# error_counter,err_inj = 00000000 00          0          1
# error_counter,err_inj = 00000000 00          0          2
# error_counter,err_inj = 00000000 00          0          3
# error_counter,err_inj = 00090a9a 00          0          4
# error_counter,err_inj = 00090a9a 00          0          5
# error_counter,err_inj = 00090a9a 00          0          6
# error_counter,err_inj = 00090a9a 00          0          7
# error_counter,err_inj = 006044af 00          0          8
# error_counter,err_inj = 006044af 00          0          9
# error_counter,err_inj = 006044af 00          0         10
# error_counter,err_inj = 006044af 00          0         11
# error_counter,err_inj = 0042426b 00          0         12
# error_counter,err_inj = 0042426b 00          0         13
# error_counter,err_inj = 0042426b 00          0         14
# error_counter,err_inj = 0042426b 00          0         15
# error_counter,err_inj = 0058f82b 00          0         16
# error_counter,err_inj = 0058f82b 00          0         17
# error_counter,err_inj = 0058f82b 00          0         18
# error_counter,err_inj = 0058f82b 00          0         19
# error_counter,err_inj = 00035cbd 00          0         20
# error_counter,err_inj = 00035cbd 01          0         21
# error_counter,err_inj = 00035cbd 01          1         22
# error_counter,err_inj = 00035cbd 01          2         23
# error_counter,err_inj = 00236fcc 01          3         24
# error_counter,err_inj = 00236fcc 00          4         25
# error_counter,err_inj = 00236fcc 00          4         26
# error_counter,err_inj = 00236fcc 00          4         27
# error_counter,err_inj = 00596142 00          4         28
# error_counter,err_inj = 00596142 00          4         29
# error_counter,err_inj = 00596142 00          4         30
# error_counter,err_inj = 00596142 00          4         31
# error_counter,err_inj = 00449ba9 00          4         32

# good =      232, bad =       24,           24 bad_bits
# ** Note: $stop : C:/Users/Charlotte_Qi/Desktop/final_project2/viterbi_tx_rx_tb2.sv(89)
#   Time: 1045 ns Iteration: 0 Instance: /viterbi tx rx tb

```

**2.b.7**

```

1 module viterbi_tx_rx #(parameter N=5) (
2     input    clk,
3     input    rst,
4     input    encoder_i,
5     input    enable_encoder_i,
6     output   decoder_o);
7
8     wire [1:0] encoder_o; // connects encoder to decoder
9
10    int      error_counter,
11          error_counterQ,
12          bad_bit_ct,
13          word_ct;
14    logic [1:0] encoder_o_reg0,
15                encoder_o_reg;
16    logic      encoder_i_reg;
17    logic      enable_decoder_in;
18    logic      enable_encoder_i_reg;
19    wire       valid_encoder_o;
20    logic [1:0] err_inj;
21
22    always @ (posedge clk, negedge rst)
23        if(!rst) begin
24            error_counter      <= 'd0;
25            // error_counterQ    <= 'd0;
26            encoder_o_reg      <= 'b0;
27            encoder_o_reg0     <= 'b0;
28            enable_decoder_in <= 'b0;
29            enable_encoder_i_reg <= 'b0;
30            word_ct           <= 'b0;
31        end
32        else begin
33            enable_encoder_i_reg <= enable_encoder_i;
34            enable_decoder_in    <= valid_encoder_o;
35            // encoder_o_reg      <= 'b0;
36            if(word_ct[1:0] == '1) error_counter      <= $random >> 10;
37            word_ct           <= word_ct + 1;
38        // bit error injection in encoder_o_reg
39            encoder_i_reg      <= encoder_i;
40            encoder_o_reg0     <= encoder_o;
41        // error_counterQ    <= error_counter;
42
43        if(error_counter[N-1:2] == '1) begin //
44            // err_inj           <= error_counter[29:28];
45            // encoder_o_reg     <= encoder_o^err_inj;
46            encoder_o_reg     <= {~encoder_o[1], encoder_o[0]}; // inject bad bits
47            err_inj           <= 2'b10;
48        end
49        else begin               // clean version
50            encoder_o_reg    <= encoder_o;
51            err_inj           <= 2'b0;
52        end
53    if(word_ct<256) begin
54        bad_bit_ct <= bad_bit_ct + (encoder_o_reg0[1]^encoder_o_reg[0])
55                                + (encoder_o_reg0[0]^encoder_o_reg[1]);
56        $display("error_counter,err_inj = %h %b %d %d",
57                 error_counter,err_inj,bad_bit_ct,word_ct);
58    end
59
60
61    // insert your convolutional encoder here
62    // change port names and module name as necessary/desired
63    encoder encoder1      (
64        .clk,
65        .rst,
66        .enable_i(enable_encoder_i), //_reg),
67        .d_in (encoder_i),         //_reg),
68        .valid_o (valid_encoder_o),
69        .d_out (encoder_o) );
70
71    // insert your term project code here
72    decoder decoder1      (
73        .clk,
74        .rst,
75        .enable (enable_decoder_in),
76        .d_in (encoder_o_reg),
77        .d_out (decoder_o) );
78
79 endmodule
80

```

VSIM 210> run

# error_counter,err_inj = 00000000 xx	0	0
# error_counter,err_inj = 00000000 00	0	1
# error_counter,err_inj = 00000000 00	0	2
# error_counter,err_inj = 00000000 00	0	3
# error_counter,err_inj = 0004854d 00	0	4
# error_counter,err_inj = 0004854d 00	0	5
# error_counter,err_inj = 0004854d 00	0	6
# error_counter,err_inj = 0004854d 00	0	7
# error_counter,err_inj = 00302257 00	0	8
# error_counter,err_inj = 00302257 00	0	9
# error_counter,err_inj = 00302257 00	0	10
# error_counter,err_inj = 00302257 00	0	11
# error_counter,err_inj = 00212135 00	0	12
# error_counter,err_inj = 00212135 00	0	13
# error_counter,err_inj = 00212135 00	0	14
# error_counter,err_inj = 00212135 00	0	15
# error_counter,err_inj = 002c7c15 00	0	16
# error_counter,err_inj = 002c7c15 00	0	17
# error_counter,err_inj = 002c7c15 00	0	18
# error_counter,err_inj = 002c7c15 00	0	19
# error_counter,err_inj = 0001ae5e 00	0	20
# error_counter,err_inj = 0001ae5e 10	0	21
# error_counter,err_inj = 0001ae5e 10	1	22
# error_counter,err_inj = 0001ae5e 10	2	23
# error_counter,err_inj = 001lb7e6 10	3	24
# error_counter,err_inj = 001lb7e6 00	4	25
# error_counter,err_inj = 001lb7e6 00	4	26
# error_counter,err_inj = 001lb7e6 00	4	27
# error_counter,err_inj = 002cb0a1 00	4	28
# error_counter,err_inj = 002cb0a1 00	4	29
# error_counter,err_inj = 002cb0a1 00	4	30
# error_counter,err_inj = 002cb0a1 00	4	31
# error_counter,err_inj = 00224dd4 00	4	32

```

# good = 240, bad = 16, 32 bad_bits
# ** Note: $stop : C:/Users/Charlotte_Qi/Desktop/final_project2/viterbi_tx_rx_tb2.sv(89)
# Time: 1045 ns Iteration: 0 Instance: /viterbi_tx_rx_tb

```

## 2.b.8

```

1 module viterbi_tx_rx #(parameter N=5) (
2     input    clk,
3     input    rst,
4     input    encoder_i,
5     input    enable_encoder_i,
6     output   decoder_o);
7
8     wire [1:0] encoder_o; // connects encoder to decoder
9
10    int      error_counter,
11          error_counterQ,
12          bad_bit_ct,
13          word_ct;
14    logic [1:0] encoder_o_reg0,
15                encoder_o_reg;
16    logic      encoder_i_reg;
17    logic      enable_decoder_in;
18    logic      enable_encoder_i_reg;
19    wire      valid_encoder_o;
20    logic [1:0] err_inj;
21
22    always @ (posedge clk, negedge rst)
23        if(!rst) begin
24            error_counter      <= 'd0;
25        // error_counterQ      <= 'd0;
26            encoder_o_reg      <= 'b0;
27            encoder_o_reg0     <= 'b0;
28            enable_decoder_in <= 'b0;
29            enable_encoder_i_reg <= 'b0;
30            word_ct           <= 'b0;
31        end
32        else begin
33            enable_encoder_i_reg <= enable_encoder_i;
34            enable_decoder_in   <= valid_encoder_o;
35        // encoder_o_reg       <= 'b0;
36            if(word_ct[0] == '1) error_counter      <= $random >> 11;
37            word_ct           <= word_ct + 1;
38        // bit error injection in encoder_o_reg
39            encoder_i_reg      <= encoder_i;
40            encoder_o_reg0     <= encoder_o;
41        // error_counterQ      <= error_counter;
42
43        if(error_counter[N-1:1]=='1) begin // 
44            // err_inj           <= error_counter[29:28];
45            // encoder_o_reg      <= encoder_o^err_inj;
46            encoder_o_reg <= {~encoder_o[1], ~encoder_o[0]}; // inject bad bits
47            err_inj           <= 2'b11;
48        end
49        else begin               // clean version
50            encoder_o_reg      <= encoder_o;
51            err_inj           <= 2'b0;
52        end
53        if(word_ct<256) begin
54            bad_bit_ct <= bad_bit_ct + (encoder_o_reg0[1]^encoder_o_reg[1])
55                                + (encoder_o_reg0[0]^encoder_o_reg[0]);
56            $display("error_counter,err_inj = %h %b %d %d",
57                     error_counter,err_inj,bad_bit_ct,word_ct);
58        end
59
60
61    // insert your convolutional encoder here
62    // change port names and module name as necessary/desired
63    encoder encoder1      (
64        .clk,
65        .rst,
66        .enable_i(enable_encoder_i), //_reg),
67        .d_in   (encoder_i),        //_reg),
68        .valid_o (valid_encoder_o),
69        .d_out   (encoder_o) );
70
71    // insert your term project code here
72    decoder decoder1      (
73        .clk,
74        .rst,
75        .enable (enable_decoder_in),
76        .d_in   (encoder_o_reg),
77        .d_out   (decoder_o) );
78
79
80
endmodule

```

```
VSIM 212> run
# error_counter,err_inj = 00000000 xx          0      0
# error_counter,err_inj = 00000000 00          0      1
# error_counter,err_inj = 000242a6 00          0      2
# error_counter,err_inj = 000242a6 00          0      3
# error_counter,err_inj = 0018112b 00          0      4
# error_counter,err_inj = 0018112b 00          0      5
# error_counter,err_inj = 0010909a 00          0      6
# error_counter,err_inj = 0010909a 00          0      7
# error_counter,err_inj = 00163e0a 00          0      8
# error_counter,err_inj = 00163e0a 00          0      9
# error_counter,err_inj = 0000d72f 00          0     10
# error_counter,err_inj = 0000d72f 00          0     11
# error_counter,err_inj = 0008dbf3 00          0     12
# error_counter,err_inj = 0008dbf3 00          0     13
# error_counter,err_inj = 00165850 00          0     14
# error_counter,err_inj = 00165850 00          0     15
# error_counter,err_inj = 001126ea 00          0     16
# error_counter,err_inj = 001126ea 00          0     17
# error_counter,err_inj = 00001e7c 00          0     18
# error_counter,err_inj = 00001e7c 00          0     19
# error_counter,err_inj = 0000daf9 00          0     20
# error_counter,err_inj = 0000daf9 00          0     21
# error_counter,err_inj = 0007647e 00          0     22
# error_counter,err_inj = 0007647e 11          0     23
# error_counter,err_inj = 0003dlb9 11          2     24
# error_counter,err_inj = 0003dlb9 00          4     25
# error_counter,err_inj = 000eda8a 00          4     26
# error_counter,err_inj = 000eda8a 00          4     27
# error_counter,err_inj = 0008c5be 00          4     28
# error_counter,err_inj = 0008c5be 11          4     29
# error_counter,err_inj = 000f9fb9 11          6     30
# error_counter,err_inj = 000f9fb9 00          8     31
# error_counter,err_inj = 001c66e4 00          8     32

# good =      227, bad =      29,        40 bad_bits
# ** Note: $stop : C:/Users/Charlotte_Qi/Desktop/final_project2/viterbi_tx_rx_tb2.sv(89)
#   Time: 1045 ns Iteration: 0 Instance: /viterbi_tx_rx_tb
```

## 2.c

We found that a string of 3 consecutive bad bit[0]s is needed to produce output errors.

1. With a string of 1 consecutive bad bit[0]s, no output errors are produced.

```
1 // contains convolutional encoder,
2 // (possibly corrupting) channel,
3 // and Viterbi decoder
4 // parameter N sets the channel bit error rate
5 // this time, two errors in a row
6 `include "encoder.sv"
7 `include "decoder.sv"
8 module viterbi_tx_rx #(parameter N=3) (
9     input    clk,
10    input    rst,
11    input    encoder_i,
12    input    enable_encoder_i,
13    output   decoder_o);
14
15    wire [1:0] encoder_o; // connects encoder to decoder
16
17    int      error_counter,
18            bad_bit_ct,
19            word_ct;
20
21    logic [1:0] encoder_o_reg0,
22                encoder_o_reg;
23    logic      encoder_i_reg;
24    logic      enable_decoder_in;
25    logic      enable_encoder_i_reg;
26    wire      valid_encoder_o;
27    logic [1:0] err_inj;
28
29    always @ (posedge clk, negedge rst)
30        if(!rst) begin
31            error_counter      <= 'd0;
32            encoder_o_reg      <= 'b0;
33            encoder_o_reg0     <= 'b0;
34
35        end
36
37    else begin
38        enable_decoder_in  <= 'b0;
39        enable_encoder_i_reg <= 'b0;
40        word_ct             <= 'b0;
41
42        // bit error injection in encoder_o_reg
43        encoder_i_reg      <= encoder_i;
44        encoder_o_reg0     <= encoder_o;
45        error_counterQ     <= error_counter;
46        if(error_counter[N-1:0]== 3'b001) begin //
47            // err_inj      <= error_counter[29:28];
48            // encoder_o_reg <= encoder_o&err_inj;
49            encoder_o_reg     <= {encoder_o[1], ~encoder_o[0]}; // inject bad bits
50            err_inj          <= 2'b01;
51
52        end
53        else begin           // clean version
54            encoder_o_reg  <= encoder_o;
55            err_inj          <= 2'b0;
56
57        end
58        if(word_ct<256) begin
59            bad_bit_ct +=(encoder_o_reg0[1]^encoder_o_reg[1]);
60                           +(encoder_o_reg0[0]^encoder_o_reg[0]);
61            $display("error_counter,err_inj = %h %b %d %d",
62                     error_counter,err_inj,bad_bit_ct,word_ct);
63
64        end
65    end
66
67 // change port names and module name as necessary/desired
68 encoder encoder1 (
69     .clk,
70     .rst,
71     .enable_i(enable_encoder_i), //_reg),
72     .d_in  (encoder_i),         //_reg),
73     .valid_o(valid_encoder_o),
74     .d_out (encoder_o) );
75
76 // insert your term project code here
77 decoder decoder1 (
78     .clk,
79     .rst,
80     .enable (enable_decoder_in),
81     .d_in  (encoder_o_reg),
82     .d_out (decoder_o) );
83 endmodule

# run -all
# error_counter,err_inj = 00000000 xx          0      0
# error_counter,err_inj = 00000001 00          0      1
# error_counter,err_inj = 00000002 01          0      2
# error_counter,err_inj = 00000003 00          1      3
# error_counter,err_inj = 00000004 00          1      4
# error_counter,err_inj = 00000005 00          1      5
# error_counter,err_inj = 00000006 00          1      6
# error_counter,err_inj = 00000007 00          1      7
# error_counter,err_inj = 00000008 00          1      8
# error_counter,err_inj = 00000009 00          1      9
# error_counter,err_inj = 0000000a 01          1     10
# error_counter,err_inj = 0000000b 00          2     11
# error_counter,err_inj = 0000000c 00          2     12
# error_counter,err_inj = 0000000d 00          2     13
# error_counter,err_inj = 0000000e 00          2     14
# error_counter,err_inj = 0000000f 00          2     15
# error_counter,err_inj = 00000010 00          2     16
# error_counter,err_inj = 00000011 00          2     17
# error_counter,err_inj = 00000012 01          2     18
# error_counter,err_inj = 00000013 00          3     19
```

## Skipping the repetition.

```
# error_counter,err_inj = 000000f1 00      30      241
# error_counter,err_inj = 000000f2 01      30      242
# error_counter,err_inj = 000000f3 00      31      243
# error_counter,err_inj = 000000f4 00      31      244
# error_counter,err_inj = 000000f5 00      31      245
# error_counter,err_inj = 000000f6 00      31      246
# error_counter,err_inj = 000000f7 00      31      247
# error_counter,err_inj = 000000f8 00      31      248
# error_counter,err_inj = 000000f9 00      31      249
# error_counter,err_inj = 000000fa 01      31      250
# error_counter,err_inj = 000000fb 00      32      251
# error_counter,err_inj = 000000fc 00      32      252
# error_counter,err_inj = 000000fd 00      32      253
# error_counter,err_inj = 000000fe 00      32      254
# error_counter,err_inj = 000000ff 00      32      255
# word_count =          10440
# yaa! in = 0, out = 0, w_ct =      0, err = 00
# yaa! in = 0, out = 0, w_ct =      1, err = 00
# yaa! in = 0, out = 0, w_ct =      2, err = 00
# yaa! in = 0, out = 0, w_ct =      3, err = 00
# yaa! in = 0, out = 0, w_ct =      4, err = 00
# yaa! in = 0, out = 0, w_ct =      5, err = 00
# yaa! in = 0, out = 0, w_ct =      6, err = 00
# yaa! in = 0, out = 0, w_ct =      7, err = 00
```

## Skipping the repetition.

```
# yaa! in = 1, out = 1, w_ct =      235, err = 00
# yaa! in = 1, out = 1, w_ct =      236, err = 00
# yaa! in = 1, out = 1, w_ct =      237, err = 00
# yaa! in = 1, out = 1, w_ct =      238, err = 00
# yaa! in = 1, out = 1, w_ct =      239, err = 00
# yaa! in = 1, out = 1, w_ct =      240, err = 00
# yaa! in = 1, out = 1, w_ct =      241, err = 00
# yaa! in = 1, out = 1, w_ct =      242, err = 00
# yaa! in = 1, out = 1, w_ct =      243, err = 00
# yaa! in = 1, out = 1, w_ct =      244, err = 00
# yaa! in = 1, out = 1, w_ct =      245, err = 00
# yaa! in = 1, out = 1, w_ct =      246, err = 00
# yaa! in = 1, out = 1, w_ct =      247, err = 00
# yaa! in = 0, out = 0, w_ct =      248, err = 00
# yaa! in = 1, out = 1, w_ct =      249, err = 00
# yaa! in = 1, out = 1, w_ct =      250, err = 00
# yaa! in = 1, out = 1, w_ct =      251, err = 00
# yaa! in = 1, out = 1, w_ct =      252, err = 00
# yaa! in = 1, out = 1, w_ct =      253, err = 00
# yaa! in = 1, out = 1, w_ct =      254, err = 00
# yaa! in = 1, out = 1, w_ct =      255, err = 00
# good =          256, bad =          0,           32 bad_bits
# ** Note: $stop      : viterbi_tx_rx_tb.sv(89)
#   Time: 1045 us  Iteration: 0  Instance: /viterbi_tx_rx_tb
```

2. With a string of 2 consecutive bad bit[0]s, no output errors are produced.

```

6 `include "encoder.sv"
7 `include "decoder.sv"
8 module viterbi_tx_rx #(parameter N=3) (
9     input    clk,
10    input    rst,
11    input    encoder_i,
12    input    enable_encoder_i,
13    output   decoder_o);
14
15 wire [1:0] encoder_o; // connects encoder to decoder
16
17 int      error_counter,
18         bad_bit_ct,
19         word_ct;
20 logic [1:0] encoder_o_reg0,
21             encoder_o_reg;
22 logic    encoder_i_reg;
23 logic    enable_decoder_in;
24 logic    enable_encoder_i_reg;
25 wire     valid_encoder_o;
26 logic [1:0] err_inj;
27
28 always @ (posedge clk, negedge rst)
29 if(!rst) begin
30     error_counter      <= 'd0;
31     encoder_o_reg      <= 'b0;
32     encoder_o_reg0     <= 'b0;
33     enable_decoder_in  <= 'b0;
34     enable_encoder_i_reg <= 'b0;
35     word_ct            <= 'b0;
36 end
37 else begin
38     enable_encoder_i_reg <= enable_encoder_i;
39     enable_decoder_in   <= valid_encoder_o;
40
41     error_counter      <= error_counter + 1;
42     word_ct            <= word_ct + 1;
43 // bit error injection in encoder_o_reg
44     encoder_i_reg      <= encoder_i;
45     encoder_o_reg0     <= encoder_o;
46     error_counterQ     <= error_counter;
47 if(error_counter[N-1:0]==3'b001
48     ||error_counter[N-1:0]==3'b010) begin //
49     // err_inj           <= error_counter[29:28];
50     // encoder_o_reg     <= encoder_o,err_inj;
51     encoder_o_reg     <= {encoder_o[1], ~encoder_o[0]}; // inject b
52     err_inj           <= 2'b01;
53 end
54 else begin // clean version
55     encoder_o_reg     <= encoder_o;
56     err_inj           <= 2'b0;
57 end
58 if(word_ct<256) begin
59     bad_bit_ct        <= bad_bit_ct + (encoder_o_reg0[1]^encoder_o_reg[1])
60                         + (encoder_o_reg0[0]^encoder_o_reg[0]);
61     $display("error_counter,err_inj = %h %b %d %d",
62             error_counter,err_inj,bad_bit_ct,word_ct);
63 end
64
65 // insert your convolutional encoder here
66 // change port names and module name as necessary/desired
67 encoder encoder1 (
68     .clk,
69     .rst,
70     .enable_i(enable_encoder_i), //_reg),
71     .d_in  (encoder_i),
72     .d_out (decoder_o); //_reg),
73
74     .d_out  (encoder_o) );
75
76 // insert your term project code here
77 decoder decoder1 (
78     .clk,
79     .rst,
80     .enable (enable_decoder_in),
81     .d_in   (encoder_o_reg),
82     .d_out  (decoder_o) );
83
84 endmodule

```

# run -all		
# error_counter,err_inj = 00000000 xx	0	0
# error_counter,err_inj = 00000001 00	0	1
# error_counter,err_inj = 00000002 01	0	2
# error_counter,err_inj = 00000003 01	1	3
# error_counter,err_inj = 00000004 00	2	4
# error_counter,err_inj = 00000005 00	2	5
# error_counter,err_inj = 00000006 00	2	6
# error_counter,err_inj = 00000007 00	2	7
# error_counter,err_inj = 00000008 00	2	8
# error_counter,err_inj = 00000009 00	2	9
# error_counter,err_inj = 0000000a 01	2	10
# error_counter,err_inj = 0000000b 01	3	11
# error_counter,err_inj = 0000000c 00	4	12
# error_counter,err_inj = 0000000d 00	4	13
# error_counter,err_inj = 0000000e 00	4	14
# error_counter,err_inj = 0000000f 00	4	15
# error_counter,err_inj = 00000010 00	4	16
# error_counter,err_inj = 00000011 00	4	17
# error_counter,err_inj = 00000012 01	4	18
# error_counter,err_inj = 00000013 01	5	19
# error_counter,err_inj = 00000014 00	6	20

Skiping the repetition.

```

# error_counter,err_inj = 000000f2 01      60      242
# error_counter,err_inj = 000000f3 01      61      243
# error_counter,err_inj = 000000f4 00      62      244
# error_counter,err_inj = 000000f5 00      62      245
# error_counter,err_inj = 000000f6 00      62      246
# error_counter,err_inj = 000000f7 00      62      247
# error_counter,err_inj = 000000f8 00      62      248
# error_counter,err_inj = 000000f9 00      62      249
# error_counter,err_inj = 000000fa 01      62      250
# error_counter,err_inj = 000000fb 01      63      251
# error_counter,err_inj = 000000fc 00      64      252
# error_counter,err_inj = 000000fd 00      64      253
# error_counter,err_inj = 000000fe 00      64      254
# error_counter,err_inj = 000000ff 00      64      255
# word_count =      10440
# yaa! in = 0, out = 0, w_ct =      0, err = 00
# yaa! in = 0, out = 0, w_ct =      1, err = 00
# yaa! in = 0, out = 0, w_ct =      2, err = 00
# yaa! in = 0, out = 0, w_ct =      3, err = 00
# yaa! in = 0, out = 0, w_ct =      4, err = 00
# yaa! in = 0, out = 0, w_ct =      5, err = 00
# yaa! in = 0, out = 0, w_ct =      6, err = 00
# yaa! in = 0, out = 0, w_ct =      7, err = 00
# yaa! in = 0, out = 0, w_ct =      8, err = 00

```

### Skipping the repetition.

```

# yaa! in = 1, out = 1, w_ct =      234, err = 00
# yaa! in = 1, out = 1, w_ct =      235, err = 00
# yaa! in = 1, out = 1, w_ct =      236, err = 00
# yaa! in = 1, out = 1, w_ct =      237, err = 00
# yaa! in = 1, out = 1, w_ct =      238, err = 00
# yaa! in = 1, out = 1, w_ct =      239, err = 00
# yaa! in = 1, out = 1, w_ct =      240, err = 00
# yaa! in = 1, out = 1, w_ct =      241, err = 00
# yaa! in = 1, out = 1, w_ct =      242, err = 00
# yaa! in = 1, out = 1, w_ct =      243, err = 00
# yaa! in = 1, out = 1, w_ct =      244, err = 00
# yaa! in = 1, out = 1, w_ct =      245, err = 00
# yaa! in = 1, out = 1, w_ct =      246, err = 00
# yaa! in = 1, out = 1, w_ct =      247, err = 00
# yaa! in = 0, out = 0, w_ct =      248, err = 00
# yaa! in = 1, out = 1, w_ct =      249, err = 00
# yaa! in = 1, out = 1, w_ct =      250, err = 00
# yaa! in = 1, out = 1, w_ct =      251, err = 00
# yaa! in = 1, out = 1, w_ct =      252, err = 00
# yaa! in = 1, out = 1, w_ct =      253, err = 00
# yaa! in = 1, out = 1, w_ct =      254, err = 00
# yaa! in = 1, out = 1, w_ct =      255, err = 00
# good =      256, bad =      0,          64 bad_bits
# ** Note: $stop      : viterbi_tx_rx_tb.sv(89)

```

3. With a string of 1 consecutive bad bit[0]s, output errors are produced.

```

8 module viterbi_tx_rx #(parameter N=3) (
9     input    clk,
10    input    rst,
11    input    encoder_i,
12    input    enable_encoder_i,
13    output   decoder_o);
14
15    wire [1:0] encoder_o; // connects encoder to decoder
16
17    int      error_counter,
18          bad_bit_ct,
19          word_ct;
20    logic [1:0] encoder_o_reg0,
21              encoder_o_reg;
22    logic      encoder_i_reg;
23    logic      enable_decoder_in;
24    logic      enable_encoder_i_reg;
25    wire      valid_encoder_o;
26    logic [1:0] err_inj;
27
28    always @ (posedge clk, negedge rst)
29        if(!rst) begin
30            error_counter      <= 'd0;
31            encoder_o_reg     <= 'b0;
32            encoder_o_reg0    <= 'b0;
33            enable_decoder_in <= 'b0;
34            enable_encoder_i_reg <= 'b0;
35            word_ct           <= 'b0;
36        end
37        else begin
38            enable_encoder_i_reg <= enable_encoder_i;
39            enable_decoder_in    <= valid_encoder_o;
40            error_counter       <= error_counter + 1;
41            word_ct             <= word_ct + 1;
42        // bit error injection in encoder_o_reg
43        encoder_i_reg      <= encoder_i;
44        encoder_o_reg0     <= encoder_o;
45        // error_counterQ   <= error_counter;
46        if(error_counter[N-1:0]== 3'b001
47            |||error_counter[N-1:0]== 3'b010
48            |||error_counter[N-1:0]== 3'b011) begin //
49                // err_inj      <= error_counter[29:28];
50                // encoder_o_reg <= encoder_o^err_inj;
51                encoder_o_reg <= {encoder_o[1], ~encoder_o[0]}; // inject ba
52                err_inj <= 2'b01;
53            end
54            else begin           // clean version
55                encoder_o_reg  <= encoder_o;
56                err_inj        <= 2'b0;
57            end
58            if(word_ct<256) begin
59                bad_bit_ct <= bad_bit_ct + (encoder_o_reg0[1]^encoder_o_reg[1])
60                                + (encoder_o_reg0[0]^encoder_o_reg[0]);
61                $display("error_counter,err_inj = %h %b %d %d",
62                         error_counter,err_inj,bad_bit_ct,word_ct);
63            end
64        end
65
66        // insert your convolutional encoder here
67        // change port names and module name as necessary/desired
68        encoder encoder1 (
69            .clk,
70            .rst,
71            .enable_i(enable_encoder_i), //_reg),
72            .d_in  (encoder_i),        //_reg),
73            .valid_o (valid_encoder_o),
74            .d_out (decoder_o) );
75
76    // insert your term project code here
77    decoder decoder1 (
78        .clk,
79        .rst,
80        .enable (enable_decoder_in),
81        .d_in   (encoder_o_reg),
82        .d_out  (decoder_o) );
83
84
85 endmodule
86
87
88 # run -all
89
90 # error_counter,err_inj = 00000000 xx      0      0
91 # error_counter,err_inj = 00000001 00      0      1
92 # error_counter,err_inj = 00000002 01      0      2
93 # error_counter,err_inj = 00000003 01      1      3
94 # error_counter,err_inj = 00000004 01      2      4
95 # error_counter,err_inj = 00000005 00      3      5
96 # error_counter,err_inj = 00000006 00      3      6
97 # error_counter,err_inj = 00000007 00      3      7
98 # error_counter,err_inj = 00000008 00      3      8
99 # error_counter,err_inj = 00000009 00      3      9
100 # error_counter,err_inj = 0000000a 01      3     10
101 # error_counter,err_inj = 0000000b 01      4     11
102 # error_counter,err_inj = 0000000c 01      5     12
103 # error_counter,err_inj = 0000000d 00      6     13
104 # error_counter,err_inj = 0000000e 00      6     14
105 # error_counter,err_inj = 0000000f 00      6     15
106 # error_counter,err_inj = 00000010 00      6     16
107 # error_counter,err_inj = 00000011 00      6     17
108 # error_counter,err_inj = 00000012 01      6     18
109 # error_counter,err_inj = 00000013 01      7     19
110 # error_counter,err_inj = 00000014 01      8     20

```

## Skippping the repetition.

```
# error_counter,err_inj = 000000f8 00      93      248
# error_counter,err_inj = 000000f9 00      93      249
# error_counter,err_inj = 000000fa 01      93      250
# error_counter,err_inj = 000000fb 01      94      251
# error_counter,err_inj = 000000fc 01      95      252
# error_counter,err_inj = 000000fd 00      96      253
# error_counter,err_inj = 000000fe 00      96      254
# error_counter,err_inj = 000000ff 00      96      255
# word_count =          10440
# yaa! in = 0, out = 0, w_ct =      0, err = 00
# yaa! in = 0, out = 0, w_ct =      1, err = 00
# yaa! in = 0, out = 0, w_ct =      2, err = 00
# yaa! in = 0, out = 0, w_ct =      3, err = 00
# yaa! in = 0, out = 0, w_ct =      4, err = 00
# yaa! in = 0, out = 0, w_ct =      5, err = 00
# yaa! in = 0, out = 0, w_ct =      6, err = 00
# yaa! in = 0, out = 0, w_ct =      7, err = 00
# yaa! in = 0, out = 0, w_ct =      8, err = 00
# yaa! in = 0, out = 0, w_ct =      9, err = 00
# boo! in = 0, out = 1, w_ct =    10, err = 00,      1045000, BAD!
# boo! in = 1, out = 0, w_ct =    11, err = 00,      1045000, BAD!
# boo! in = 0, out = 1, w_ct =    12, err = 00,      1045000, BAD!
```

## Skippping the repetition.

```
# boo! in = 1, out = 0, w_ct =    242, err = 00,      1045000, BAD!
# boo! in = 1, out = 0, w_ct =    243, err = 00,      1045000, BAD!
# boo! in = 1, out = 0, w_ct =    244, err = 00,      1045000, BAD!
# yaa! in = 1, out = 1, w_ct =    245, err = 00
# yaa! in = 1, out = 1, w_ct =    246, err = 00
# yaa! in = 1, out = 1, w_ct =    247, err = 00
# yaa! in = 0, out = 0, w_ct =    248, err = 00
# yaa! in = 1, out = 1, w_ct =    249, err = 00
# boo! in = 1, out = 0, w_ct =    250, err = 00,      1045000, BAD!
# boo! in = 1, out = 0, w_ct =    251, err = 00,      1045000, BAD!
# boo! in = 1, out = 0, w_ct =    252, err = 00,      1045000, BAD!
# yaa! in = 1, out = 1, w_ct =    253, err = 00
# yaa! in = 1, out = 1, w_ct =    254, err = 00
# boo! in = 1, out = 0, w_ct =    255, err = 00,      1045000, BAD!
# good =          135, bad =        121,      96 bad_bits
# ** Note: $stop      : viterbi_tx_rx_tb.sv(89)
#     Time: 1045 us  Iteration: 0  Instance: /viterbi_tx_rx_tb
```

## 2.d

We found that a string of 3 consecutive bad bit[1]s is needed to produce output errors.

- With a string of 1 consecutive bad bit[1]s, no output errors are produced.

```
8 module viterbi_tx_rx #(parameter N=3) (
9   input  clk,
10  input  rst,
11  input  encoder_i,
12  input  enable_encoder_i,
13  output decoder_o);
14
15 wire [1:0] encoder_o; // connects encoder to decoder
16
17 int      error_counter,
18         bad_bit_ct,
19         word_ct;
20 logic [1:0] encoder_o_reg0,
21             encoder_o_reg;
22 logic encoder_i_reg;
23 logic enable_decoder_in;
24 logic enable_encoder_i_reg;
25 wire  valid_encoder_o;
26 logic [1:0] err_inj;
27
28 always @ (posedge clk, negedge rst)
29 if(!rst) begin
30   error_counter      <= 'd0;
31   encoder_o_reg     <= 'b0;
32   encoder_o_reg0    <= 'b0;
33   enable_decoder_in <= 'b0;
34   enable_encoder_i_reg <= 'b0;
35   word_ct           <= 'b0;
36 end
37 else begin
38   enable_encoder_i_reg <= enable_encoder_i;
39   enable_decoder_in   <= valid_encoder_o;
40   error_counter       <= error_counter + 1;
41   word_ct             <= word_ct + 1;
42 // bit error injection in encoder_o_reg
43   encoder_i_reg      <= encoder_i;
44   encoder_o_reg0     <= encoder_o;
45   if(error_counter[N-1:0]== 3'b001) begin //
46     encoder_o_reg <= {~encoder_o[1], encoder_o[0]}; // inject bad
47     err_inj <= 2'b01;
48   end
49   else begin          // clean version
50     encoder_o_reg <= encoder_o;
51     err_inj        <= 2'b0;
52   end
53   if(word_ct<256) begin
54     bad_bit_ct <= bad_bit_ct + (encoder_o_reg0[1]^encoder_o_reg[1])
55                           + (encoder_o_reg0[0]^encoder_o_reg[0]);
56   $display("error_counter,err_inj = %h %b %d",
57           error_counter,err_inj,bad_bit_ct,word_ct);
58 end
59 end
60
61 // insert your convolutional encoder here
62 // change port names and module name as necessary/desired
63 encoder encoder1 (
64   .clk,
65   .rst,
66   .enable_i(enable_encoder_i), //_reg),
67   .d_in (encoder_i),
68   .valid_o (valid_encoder_o),
69   .d_out (encoder_o) );
70
71 // insert your term project code here
72 decoder decoder1 (
73   .clk,
74   .rst,
75   .enable (enable_decoder_in),
76   .d_in (encoder_o_reg),
77   .d_out (decoder_o) );
78
79 endmodule

# run -all
# error_counter,err_inj = 00000000 xx      0      0
# error_counter,err_inj = 00000001 00      0      1
# error_counter,err_inj = 00000002 01      0      2
# error_counter,err_inj = 00000003 00      1      3
# error_counter,err_inj = 00000004 00      1      4
# error_counter,err_inj = 00000005 00      1      5
# error_counter,err_inj = 00000006 00      1      6
# error_counter,err_inj = 00000007 00      1      7
# error_counter,err_inj = 00000008 00      1      8
# error_counter,err_inj = 00000009 00      1      9
# error_counter,err_inj = 0000000a 01      1     10
# error_counter,err_inj = 0000000b 00      2     11
# error_counter,err_inj = 0000000c 00      2     12
# error_counter,err_inj = 0000000d 00      2     13
# error_counter,err_inj = 0000000e 00      2     14
# error_counter,err_inj = 0000000f 00      2     15
# error_counter,err_inj = 00000010 00      2     16
# error_counter,err_inj = 00000011 00      2     17
# error_counter,err_inj = 00000012 01      2     18
# error_counter,err_inj = 00000013 00      3     19
```

[Skipping the repetition.](#)

```

# error_counter,err_inj = 000000f7 00      31      247
# error_counter,err_inj = 000000f8 00      31      248
# error_counter,err_inj = 000000f9 00      31      249
# error_counter,err_inj = 000000fa 01      31      250
# error_counter,err_inj = 000000fb 00      32      251
# error_counter,err_inj = 000000fc 00      32      252
# error_counter,err_inj = 000000fd 00      32      253
# error_counter,err_inj = 000000fe 00      32      254
# error_counter,err_inj = 000000ff 00      32      255
# word_count =          10440

# yaa! in = 0, out = 0, w_ct =          0, err = 00
# yaa! in = 0, out = 0, w_ct =          1, err = 00
# yaa! in = 0, out = 0, w_ct =          2, err = 00
# yaa! in = 0, out = 0, w_ct =          3, err = 00
# yaa! in = 0, out = 0, w_ct =          4, err = 00
# yaa! in = 0, out = 0, w_ct =          5, err = 00
# yaa! in = 0, out = 0, w_ct =          6, err = 00
# yaa! in = 0, out = 0, w_ct =          7, err = 00
# yaa! in = 0, out = 0, w_ct =          8, err = 00

```

## Skipping the repetition.

```

# yaa! in = 1, out = 1, w_ct =          246, err = 00
# yaa! in = 1, out = 1, w_ct =          247, err = 00
# yaa! in = 0, out = 0, w_ct =          248, err = 00
# yaa! in = 1, out = 1, w_ct =          249, err = 00
# yaa! in = 1, out = 1, w_ct =          250, err = 00
# yaa! in = 1, out = 1, w_ct =          251, err = 00
# yaa! in = 1, out = 1, w_ct =          252, err = 00
# yaa! in = 1, out = 1, w_ct =          253, err = 00
# yaa! in = 1, out = 1, w_ct =          254, err = 00
# yaa! in = 1, out = 1, w_ct =          255, err = 00
# good =      256, bad =          0,           32 bad_bits
# ** Note: $stop : viterbi_tx_rx_tb.sv(89)
#   Time: 1045 us  Iteration: 0  Instance: /viterbi_tx_rx_tb
# Break in Module viterbi_tx_rx_tb at viterbi_tx_rx_tb.sv line 89
# exit
# End time: 01:49:52 on Mar 24, 2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

```

2. With a string of 2 consecutive bad bit[1]s, no output errors are produced.

```

8 module viterbi_tx_rx #(parameter N=3) (
9   input  clk,
10  input  rst,
11  input  encoder_i,
12  input  enable_encoder_i,
13  output decoder_o);
14
15 wire [1:0] encoder_o; // connects encoder to decoder
16
17 int      error_counter,
18      bad_bit_ct,
19      word_ct;
20 logic [1:0] encoder_o_reg0,
21      encoder_o_reg;
22 logic      encoder_i_reg;
23 logic      enable_decoder_in;
24 logic      enable_encoder_i_reg;
25 wire      valid_encoder_o;
26 logic [1:0] err_inj;
27
28 always @ (posedge clk, negedge rst)
29 if(!rst) begin
30   error_counter      <= 'd0;
31   encoder_o_reg     <= 'b0;
32   encoder_o_reg0    <= 'b0;
33   enable_decoder_in <= 'b0;
34   enable_encoder_i_reg <= 'b0;
35   word_ct           <= 'b0;
36 end
37 else begin
38   enable_encoder_i_reg <= enable_encoder_i;
39   enable_decoder_in   <= valid_encoder_o;
40   error_counter       <= error_counter + 1;
41   word_ct             <= word_ct + 1;
42 // bit error injection in encoder_o_reg
43   encoder_i_reg      <= encoder_i;
44   encoder_o_reg0     <= encoder_o;
45   if(error_counter[N-1:0]== 3'b001
46     || error_counter[N-1:0]== 3'b010) begin // inject b
47     encoder_o_reg <= {~encoder_o[1], encoder_o[0]}; // inject b
48     err_inj <= 2'b01;
49   end
50   else begin           // clean version
51     encoder_o_reg    <= encoder_o;
52     err_inj          <= 2'b0;
53   end
54   if(word_ct<256) begin
55     bad_bit_ct <= bad_bit_ct + (encoder_o_reg0[1]^encoder_o_reg[1])
56     + (encoder_o_reg0[0]^encoder_o_reg[0]);
57     $display("error_counter,err_inj = %b %d %d",
58              error_counter,err_inj,bad_bit_ct,word_ct);
59   end
60 end
61
62 // insert your convolutional encoder here
63 // change port names and module name as necessary/desired
64 encoder encoder1 (
65   .clk,
66   .rst,
67   .enable_i(enable_encoder_i), //_reg),
68   .d_in  (encoder_i),        //_reg),
69   .valid_o (valid_encoder_o),
70   .d_out  (encoder_o) );
71 // insert your term project code here
72 decoder decoder1 (
73   .clk,
74   .rst,
75   .d_in  (encoder_o),
76   .valid_i (valid_encoder_o),
77   .d_out  (decoder_o) );

```

```

76     .enable (enable_decoder_in),
77     .d_in   (encoder_o_reg),
78     .d_out  (decoder_o) );
79
80 endmodule

# run -all
# error_counter,err_inj = 00000000 xx      0      0
# error_counter,err_inj = 00000001 00      0      1
# error_counter,err_inj = 00000002 01      0      2
# error_counter,err_inj = 00000003 01      1      3
# error_counter,err_inj = 00000004 00      2      4
# error_counter,err_inj = 00000005 00      2      5
# error_counter,err_inj = 00000006 00      2      6
# error_counter,err_inj = 00000007 00      2      7
# error_counter,err_inj = 00000008 00      2      8
# error_counter,err_inj = 00000009 00      2      9
# error_counter,err_inj = 0000000a 01      2     10
# error_counter,err_inj = 0000000b 01      3     11
# error_counter,err_inj = 0000000c 00      4     12
# error_counter,err_inj = 0000000d 00      4     13
# error_counter,err_inj = 0000000e 00      4     14
# error_counter,err_inj = 0000000f 00      4     15
# error_counter,err_inj = 00000010 00      4     16
# error_counter,err_inj = 00000011 00      4     17

```

### Skipping the repetition.

```

# error_counter,err_inj = 000000f8 00      62    248
# error_counter,err_inj = 000000f9 00      62    249
# error_counter,err_inj = 000000fa 01      62    250
# error_counter,err_inj = 000000fb 01      63    251
# error_counter,err_inj = 000000fc 00      64    252
# error_counter,err_inj = 000000fd 00      64    253
# error_counter,err_inj = 000000fe 00      64    254
# error_counter,err_inj = 000000ff 00      64    255
# word_count =      10440
# yaa! in = 0, out = 0, w_ct =      0, err = 00
# yaa! in = 0, out = 0, w_ct =      1, err = 00
# yaa! in = 0, out = 0, w_ct =      2, err = 00
# yaa! in = 0, out = 0, w_ct =      3, err = 00
# yaa! in = 0, out = 0, w_ct =      4, err = 00
# yaa! in = 0, out = 0, w_ct =      5, err = 00
# yaa! in = 0, out = 0, w_ct =      6, err = 00

```

### Skipping the repetition.

```

# yaa! in = 1, out = 1, w_ct =      246, err = 00
# yaa! in = 1, out = 1, w_ct =      247, err = 00
# yaa! in = 0, out = 0, w_ct =      248, err = 00
# yaa! in = 1, out = 1, w_ct =      249, err = 00
# yaa! in = 1, out = 1, w_ct =      250, err = 00
# yaa! in = 1, out = 1, w_ct =      251, err = 00
# yaa! in = 1, out = 1, w_ct =      252, err = 00
# yaa! in = 1, out = 1, w_ct =      253, err = 00
# yaa! in = 1, out = 1, w_ct =      254, err = 00
# yaa! in = 1, out = 1, w_ct =      255, err = 00
# good =      256, bad =      0,      64 bad_bits
# ** Note: $stop : viterbi_tx_rx_tb.sv(89)
#   Time: 1045 us Iteration: 0 Instance: /viterbi_tx_rx_tb
# Break in Module viterbi_tx_rx_tb at viterbi_tx_rx_tb.sv line 89
# exit
# End time: 01:39:18 on Mar 24, 2024, Elapsed time: 0:00:01

```

3. With a string of 3 consecutive bad bit[1]s, output errors are produced.

```

8 module viterbi_tx_rx #(parameter N=3) (
9   input  clk,
10  input  rst,
11  input  encoder_i,
12  input  enable_encoder_i,
13  output decoder_o;
14
15 wire [1:0] encoder_o; // connects encoder to decoder
16
17 int      error_counter,
18        bad_bit_ct,
19        word_ct;
20 logic [1:0] encoder_o_reg0,
21           encoder_o_reg;
22 logic encoder_i_reg;
23 logic enable_decoder_in;
24 logic enable_encoder_i_reg;
25 wire  valid_encoder_o;
26 logic [1:0] err_inj;
27
28 always @ (posedge clk, negedge rst)
29 if(!rst) begin
30   error_counter    <= 'd0;
31   encoder_o_reg    <= 'b0;
32   encoder_o_reg0   <= 'b0;
33   enable_decoder_in <= 'b0;
34   enable_encoder_i_reg <= 'b0;
35   word_ct          <= 'b0;
36 end
37 else begin
38   enable_encoder_i_reg <= enable_encoder_i;
39   enable_decoder_in    <= valid_encoder_o;
40   error_counter       <= error_counter + 1;
41   word_ct            <= word_ct + 1;
42 // bit error injection in encoder_o_reg
43   encoder_i_reg      <= encoder_i;
44   encoder_o_reg0     <= encoder_o;
45   if(error_counter[N-1:0]== 3'b001
46     ||error_counter[N-1:0]== 3'b010
47     ||error_counter[N-1:0]== 3'b011) begin // inject ba
48     encoder_o_reg <= {~encoder_o[1], encoder_o[0]}; // inject ba
49     err_inj <= 2'b01;
50   end
51   else begin // clean version
52     encoder_o_reg <= encoder_o;
53     err_inj <= 2'b0;
54   end
55   if(word_ct<256) begin
56     bad_bit_ct <= bad_bit_ct + (encoder_o_reg0[1]^encoder_o_reg[1])
57                     + (encoder_o_reg0[0]^encoder_o_reg[0]);
58     $display("error_counter,err_inj = %h %b %d %d",
59             error_counter,err_inj,bad_bit_ct,word_ct);
60   end
61 end
62
63 // insert your convolutional encoder here
64 // change port names and module name as necessary/desired
65 encoder encoder1 (
66   .clk,
67   .rst,
68   .enable_i(enable_encoder_i), //_reg),
69   .d_in  (encoder_i),
70   .valid_o (valid_encoder_o),
71   .d_out (encoder_o) );
72
73 // insert your term project code here
74 decoder decoder1 (
75   .clk,
76
77   .rst,
78   .enable (enable_decoder_in),
79   .d_in  (encoder_o_reg),
80   .d_out (decoder_o) );
81 endmodule
82
83 # run -all
84 # error_counter,err_inj = 00000000 xx      0      0
85 # error_counter,err_inj = 00000001 00      0      1
86 # error_counter,err_inj = 00000002 01      0      2
87 # error_counter,err_inj = 00000003 01      1      3
88 # error_counter,err_inj = 00000004 01      2      4
89 # error_counter,err_inj = 00000005 00      3      5
90 # error_counter,err_inj = 00000006 00      3      6
91 # error_counter,err_inj = 00000007 00      3      7
92 # error_counter,err_inj = 00000008 00      3      8
93 # error_counter,err_inj = 00000009 00      3      9
94 # error_counter,err_inj = 0000000a 01      3     10
95 # error_counter,err_inj = 0000000b 01      4     11
96 # error_counter,err_inj = 0000000c 01      5     12
97 # error_counter,err_inj = 0000000d 00      6     13
98 # error_counter,err_inj = 0000000e 00      6     14
99 # error_counter,err_inj = 0000000f 00      6     15
100 # error_counter,err_inj = 00000010 00      6     16
101 # error_counter,err_inj = 00000011 00      6     17
102 # error_counter,err_inj = 00000012 01      6     18
103 # error_counter,err_inj = 00000013 01      7     19
104 # error_counter,err_inj = 00000014 01      8     20
105 # error_counter,err_inj = 00000015 00      9     21

```

[Skipping the repetition.](#)

```

# error_counter,err_inj = 000000f6 00      93      246
# error_counter,err_inj = 000000f7 00      93      247
# error_counter,err_inj = 000000f8 00      93      248
# error_counter,err_inj = 000000f9 00      93      249
# error_counter,err_inj = 000000fa 01      93      250
# error_counter,err_inj = 000000fb 01      94      251
# error_counter,err_inj = 000000fc 01      95      252
# error_counter,err_inj = 000000fd 00      96      253
# error_counter,err_inj = 000000fe 00      96      254
# error_counter,err_inj = 000000ff 00      96      255
# word_count =          10440
# yaa! in = 0, out = 0, w_ct =      0, err = 00
# yaa! in = 0, out = 0, w_ct =      1, err = 00
# yaa! in = 0, out = 0, w_ct =      2, err = 00
# yaa! in = 0, out = 0, w_ct =      3, err = 00
# yaa! in = 0, out = 0, w_ct =      4, err = 00
# yaa! in = 0, out = 0, w_ct =      5, err = 00
# yaa! in = 0, out = 0, w_ct =      6, err = 00
# yaa! in = 0, out = 0, w_ct =      7, err = 00
# yaa! in = 0, out = 0, w_ct =      8, err = 00
# yaa! in = 0, out = 0, w_ct =      9, err = 00
# boo! in = 0, out = 1, w_ct =    10, err = 00,           1045000, BAD!

```

### Skiping the repetition.

```

# boo! in = 1, out = 0, w_ct =      244, err = 00,           1045000, BAD!
# yaa! in = 1, out = 1, w_ct =      245, err = 00
# yaa! in = 1, out = 1, w_ct =      246, err = 00
# yaa! in = 1, out = 1, w_ct =      247, err = 00
# yaa! in = 0, out = 0, w_ct =      248, err = 00
# yaa! in = 1, out = 1, w_ct =      249, err = 00
# boo! in = 1, out = 0, w_ct =      250, err = 00,           1045000, BAD!
# yaa! in = 1, out = 1, w_ct =      251, err = 00
# yaa! in = 1, out = 1, w_ct =      252, err = 00
# yaa! in = 1, out = 1, w_ct =      253, err = 00
# yaa! in = 1, out = 1, w_ct =      254, err = 00
# yaa! in = 1, out = 1, w_ct =      255, err = 00
# good =          217, bad =          39,          96 bad_bits
# ** Note: $stop : viterbi_tx_rx_tb.sv(89)
#   Time: 1045 us  Iteration: 0  Instance: /viterbi_tx_rx_tb

```

## 2.e

We found that a string of 2 consecutive bad bit[1]bit[0]s is needed to produce output errors.

- With a string of 1 consecutive bad bit[1]bit[0]s, no output errors are produced.

```
8 module viterbi_tx_rx #(parameter N=4) (
9   input  clk,
10  input  rst,
11  input  encoder_i,
12  input  enable_encoder_i,
13  output decoder_o);
14
15 wire [1:0] encoder_o; // connects encoder to decoder
16
17 int error_counter,
18     bad_bit_ct,
19     word_ct;
20 logic [1:0] encoder_o_reg0,
21             encoder_o_reg;
22 logic encoder_i_reg;
23 logic enable_decoder_in;
24 logic enable_encoder_i_reg;
25 wire valid_encoder_o;
26 logic [1:0] err_inj;
27
28 always @ (posedge clk, negedge rst)
29 if(!rst) begin
30   error_counter <= 'd0;
31   encoder_o_reg <= 'b0;
32   encoder_o_reg0 <= 'b0;
33   enable_decoder_in <= 'b0;
34   enable_encoder_i_reg <= 'b0;
35   word_ct <= 'b0;
36 end
37 else begin
38   enable_encoder_i_reg <= enable_encoder_i;
39   enable_decoder_in <= valid_encoder_o;
40   error_counter <= error_counter + 1;
41   word_ct <= word_ct + 1;
42
43 // bit error injection in encoder_o_reg
44 encoder_i_reg <= encoder_i;
45 encoder_o_reg0 <= encoder_o;
46 if(error_counter[N-1:0]==4'b0001) begin // inject ba
47   encoder_o_reg <= {~encoder_o[1], ~encoder_o[0]}; // inject ba
48   err_inj <= 2'b01;
49 end
50 else begin // clean version
51   encoder_o_reg <= encoder_o;
52   err_inj <= 2'b00;
53 end
54 if(word_ct<256) begin
55   bad_bit_ct <= bad_bit_ct + (encoder_o_reg0[1]^encoder_o_reg[1])
56   + (encoder_o_reg0[0]^encoder_o_reg[0]);
57   $display("error_counter,err_inj = %h %b %d %d",
58           error_counter,err_inj,bad_bit_ct,word_ct);
59 end
60
61 // insert your convolutional encoder here
62 // change port names and module name as necessary/desired
63 encoder encoder1 (
64   .clk,
65   .rst,
66   .enable_i(enable_encoder_i), //_reg),
67   .d_in (encoder_i), //_reg),
68   .valid_o (valid_encoder_o),
69   .d_out (encoder_o) );
70
71 // insert your term project code here
72 decoder decoder1 (
73   .clk,
74   .rst,
75   .enable (enable_decoder_in),
76   .d_in (encoder_o_reg),
77   .d_out (decoder_o) );
78
79 endmodule
```

```
# run -all
# error_counter,err_inj = 00000000 xx      0      0
# error_counter,err_inj = 00000001 00      0      1
# error_counter,err_inj = 00000002 01      0      2
# error_counter,err_inj = 00000003 00      2      3
# error_counter,err_inj = 00000004 00      2      4
# error_counter,err_inj = 00000005 00      2      5
# error_counter,err_inj = 00000006 00      2      6
# error_counter,err_inj = 00000007 00      2      7
# error_counter,err_inj = 00000008 00      2      8
# error_counter,err_inj = 00000009 00      2      9
# error_counter,err_inj = 0000000a 00      2     10
# error_counter,err_inj = 0000000b 00      2     11
# error_counter,err_inj = 0000000c 00      2     12
# error_counter,err_inj = 0000000d 00      2     13
# error_counter,err_inj = 0000000e 00      2     14
# error_counter,err_inj = 0000000f 00      2     15
# error_counter,err_inj = 00000010 00      2     16
# error_counter,err_inj = 00000011 00      2     17
# error_counter,err_inj = 00000012 01      2     18
# error_counter,err_inj = 00000013 00      4     19
# error_counter,err_inj = 00000014 00      4     20
```

[Skipping the repetition.](#)

```

# error_counter,err_inj = 000000f8 00      32      248
# error_counter,err_inj = 000000f9 00      32      249
# error_counter,err_inj = 000000fa 00      32      250
# error_counter,err_inj = 000000fb 00      32      251
# error_counter,err_inj = 000000fc 00      32      252
# error_counter,err_inj = 000000fd 00      32      253
# error_counter,err_inj = 000000fe 00      32      254
# error_counter,err_inj = 000000ff 00      32      255
# word_count =      10440
# yaa! in = 0, out = 0, w_ct =      0, err = 00
# yaa! in = 0, out = 0, w_ct =      1, err = 00
# yaa! in = 0, out = 0, w_ct =      2, err = 00
# yaa! in = 0, out = 0, w_ct =      3, err = 00
# yaa! in = 0, out = 0, w_ct =      4, err = 00
# yaa! in = 0, out = 0, w_ct =      5, err = 00
# yaa! in = 0, out = 0, w_ct =      6, err = 00
# yaa! in = 0, out = 0, w_ct =      7, err = 00

```

### Skiping the repetition.

```

# yaa! in = 1, out = 1, w_ct =      245, err = 00
# yaa! in = 1, out = 1, w_ct =      246, err = 00
# yaa! in = 1, out = 1, w_ct =      247, err = 00
# yaa! in = 0, out = 0, w_ct =      248, err = 00
# yaa! in = 1, out = 1, w_ct =      249, err = 00
# yaa! in = 1, out = 1, w_ct =      250, err = 00
# yaa! in = 1, out = 1, w_ct =      251, err = 00
# yaa! in = 1, out = 1, w_ct =      252, err = 00
# yaa! in = 1, out = 1, w_ct =      253, err = 00
# yaa! in = 1, out = 1, w_ct =      254, err = 00
# yaa! in = 1, out = 1, w_ct =      255, err = 00
# good =      256, bad =      0,      32 bad_bits
# ** Note: $stop      : viterbi_tx_rx_tb.sv(89)

```

2. With a string of 2 consecutive bad bit[1]bit[0]s, output errors are produced.

```

8 module viterbi_tx_rx #(parameter N=4) (
9   input  clk,
10  input  rst,
11  input  encoder_i,
12  input  enable_encoder_i,
13  output decoder_o);
14
15 wire [1:0] encoder_o; // connects encoder to decoder
16
17 int      error_counter,
18      bad_bit_ct,
19      word_ct;
20 logic [1:0] encoder_o_reg0,
21           encoder_o_reg;
22 logic      encoder_i_reg;
23 logic      enable_decoder_in;
24 logic      enable_encoder_i_reg;
25 wire      valid_encoder_o;
26 logic [1:0] err_inj;
27
28 always @ (posedge clk, negedge rst)
29 if(!rst) begin
30   error_counter      <= 'd0;
31   encoder_o_reg      <= 'b0;
32   encoder_o_reg0     <= 'b0;
33   enable_decoder_in  <= 'b0;
34   enable_encoder_i_reg <= 'b0;
35   word_ct            <= 'b0;
36 end
37 else begin
38   enable_encoder_i_reg <= enable_encoder_i;
39   enable_decoder_in    <= valid_encoder_o;
40   error_counter        <= error_counter + 1;
41   word_ct              <= word_ct + 1;
42 // bit error injection in encoder_o_reg
43   encoder_i_reg      <= encoder_i;
44   encoder_o_reg0     <= encoder_o;
45 if(error_counter[N-1:0]== 4'b0001
46   ||error_counter[N-1:0]== 4'b0010) begin //
47   encoder_o_reg <= {~encoder_o[1], ~encoder_o[0]}; // inject bad
48   err_inj <= 2'b01;
49 end
50 else begin // clean version
51   encoder_o_reg <= encoder_o;
52   err_inj       <= 2'b0;
53 end
54 if(word_ct<256) begin
55   bad_bit_ct <= bad_bit_ct + (encoder_o_reg0[1]^encoder_o_reg[1])
56                     + (encoder_o_reg0[0]^encoder_o_reg[0]);
57   $display("error_counter,err_inj = %h %b %d %d",
58           error_counter,err_inj,bad_bit_ct,word_ct);
59 end
60 end
61
62 // insert your convolutional encoder here
63 // change port names and module name as necessary/desired
64 encoder encoder1 (
65   .clk,
66   .rst,
67   .enable_i(enable_encoder_i), //_reg),
68   .d_in  (encoder_i),         //_reg),
69   .valid_o (valid_encoder_o),
70   .d_out (encoder_o) );
71
72 // insert your term project code here
73 decoder decoder1 (
74   .clk,
75   .rst,

```

```

76   .enable (enable_decoder_in),
77   .d_in   (encoder_o_reg),
78   .d_out  (decoder_o) );
79
80 endmodule

```

```

# run -all
# error_counter,err_inj = 00000000 xx      0      0
# error_counter,err_inj = 00000001 00      0      1
# error_counter,err_inj = 00000002 01      0      2
# error_counter,err_inj = 00000003 01      2      3
# error_counter,err_inj = 00000004 00      4      4
# error_counter,err_inj = 00000005 00      4      5
# error_counter,err_inj = 00000006 00      4      6
# error_counter,err_inj = 00000007 00      4      7
# error_counter,err_inj = 00000008 00      4      8
# error_counter,err_inj = 00000009 00      4      9
# error_counter,err_inj = 0000000a 00      4     10
# error_counter,err_inj = 0000000b 00      4     11
# error_counter,err_inj = 0000000c 00      4     12
# error_counter,err_inj = 0000000d 00      4     13
# error_counter,err_inj = 0000000e 00      4     14
# error_counter,err_inj = 0000000f 00      4     15
# error_counter,err_inj = 00000010 00      4     16
# error_counter,err_inj = 00000011 00      4     17
# error_counter,err_inj = 00000012 01      4     18
# error_counter,err_inj = 00000013 01      6     19

```

## Skiping the repetition.

```

# error_counter,err_inj = 000000fa 00      64      250
# error_counter,err_inj = 000000fb 00      64      251
# error_counter,err_inj = 000000fc 00      64      252
# error_counter,err_inj = 000000fd 00      64      253
# error_counter,err_inj = 000000fe 00      64      254
# error_counter,err_inj = 000000ff 00      64      255
# word_count =      10440
# yaa! in = 0, out = 0, w_ct =      0, err = 00
# yaa! in = 0, out = 0, w_ct =      1, err = 00
# yaa! in = 0, out = 0, w_ct =      2, err = 00
# yaa! in = 0, out = 0, w_ct =      3, err = 00
# yaa! in = 0, out = 0, w_ct =      4, err = 00
# yaa! in = 0, out = 0, w_ct =      5, err = 00
# yaa! in = 0, out = 0, w_ct =      6, err = 00
# yaa! in = 0, out = 0, w_ct =      7, err = 00
# yaa! in = 0, out = 0, w_ct =      8, err = 00
# yaa! in = 0, out = 0, w_ct =      9, err = 00
# boo! in = 0, out = 1, w_ct =     10, err = 00,      1045000, BAD!
# boo! in = 1, out = 0, w_ct =     11, err = 00,      1045000, BAD!

```

### Skipping the repetition.

```

# yaa! in = 1, out = 1, w_ct =      247, err = 00
# yaa! in = 0, out = 0, w_ct =      248, err = 00
# yaa! in = 1, out = 1, w_ct =      249, err = 00
# boo! in = 1, out = 0, w_ct =     250, err = 00,      1045000, BAD!
# boo! in = 1, out = 0, w_ct =     251, err = 00,      1045000, BAD!
# yaa! in = 1, out = 1, w_ct =      252, err = 00
# yaa! in = 1, out = 1, w_ct =      253, err = 00
# yaa! in = 1, out = 1, w_ct =      254, err = 00
# boo! in = 1, out = 0, w_ct =     255, err = 00,      1045000, BAD!
# good =      212, bad =      44,      64 bad_bits
# ** Note: $stop : viterbi_tx_rx_tb.sv(89)
#   Time: 1045 us  Iteration: 0  Instance: /viterbi_tx_rx_tb
# Break in Module viterbi_tx_rx_tb at viterbi_tx_rx_tb.sv line 89
# exit
# End time: 02:14:54 on Mar 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

```