Single Clock Domain Designs

Reset and Initialization

Modelling FSMs in VHDL

LECTURE 4

IOULIIA SKLIAROVA

Single Clock Domain Designs


A **clock domain** is the subset of the system components that are synchronized by a single clock signal.

Utilization of two or more clock domains in a system is frequently required but can lead to complex timing issues.

Recommendation: in all your projects you should:

- Use only the "clk" clock signal, or other clock derived from it (using a clock frequency divider or a clock IP).
- Use a single clock signal in conjunction with enable pulses to synchronize/sequence slower operations.
- All the components are synchronized by the same clock signal and each one has its own enable(s).

Single Clock Domain with Enables



Example of a Pulse Generator

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity pulse gen is
    Port ( clk : in STD LOGIC;
           reset : in STD LOGIC;
           pulse : out STD LOGIC);
end pulse gen;
architecture Behavioral of pulse gen is
    constant MAX : natural := 100 000 000;
    signal s cnt : natural range 0 to MAX-1;
begin
process (clk)
begin
    if (rising edge(clk)) then
        pulse <= '0';
        if (reset = '1') then
            s cnt <= 0;
        else
            s cnt <= s cnt + 1;
            if (s cnt = MAX-1) then
                s cnt <= 0;
                pulse <= '1';
            end if;
        end if:
    end if;
end process;
end Behavioral;
```

What is the active duration of the output pulse?

What is the frequency of pulse output?

Example of a Pulse Generator

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
                                                             What is the duty-cycle of
entity generator is
                                                             the output blink?
    generic(NUMBER STEPS : positive := 50 000 000);
    Port ( clk : in STD LOGIC;
           reset : in STD LOGIC;
           blink: out STD LOGIC);
end generator;
architecture Behavioral of generator is
    signal s counter : natural range 0 to NUMBER STEPS-1;
begin
                                                             blink output?
count proc: process(clk)
begin
    if rising edge(clk) then
        if (reset = '1') or (s counter >= NUMBER STEPS-1) then
            s counter <= 0;
        else
            s counter <= s counter + 1;</pre>
        end if;
        blink <= '1' when s counter >= (NUMBER STEPS/2) else '0'; -- VHDL-2008 !
    end if;
end process;
end Behavioral;
```

What is the frequency of


Initialization and Reset

Most sequential circuits require the initialization of their memory elements (e.g. FSM state register, counters, accumulators, etc.)


The initialization must be performed

- at system boot / after FPGA programming
- whenever needed, through the activation of global or local reset signals


Use of asynchronous reset can easily create circuits that glitch => synchronous reset components must be preferred




Single Clock Domain with Enables and Reset



Example of the Reset Module



After FPGA programming, all the FFs are loaded with O's and the module activates the reset output



All the system components must use preferably synchronous resets


The clock period and the number of flips-flops ensure a minimum reset activation time

Example of the Reset Module

```
library IEEE;
 use IEEE.STD_LOGIC_1164.all:
                                                        Generates a reset pulse, with the duration
⊟entity ResetModule is
     generic(N
                 : positive := 4);
                                                                     ~N x sysClk periods
     port(sysClk : in std_logic;
          resetIn : in std_logic;
          resetOut : out std_logic);
 end ResetModule;
Earchitecture Behavioral of ResetModule is
     signal s_shiftReg : std_logic_vector((N - 1) downto 0) := (others => '0');
⊟begin
     assert(N >= 2);
                                                                     Initialization of the s shiftReg
     shift_proc : process(resetIn, sysClk)
9
     begin
                                                                     signal during FPGA programming
ė
        if (resetIn = '1') then
        s_shiftReg <= (others => '0');
elsif (rising_edge(sysClk)) then
  s_shiftReg((N - 1) downto 1) <= s_shiftReg((N - 2) downto 0);
  s_shiftReg(0) <= '1';</pre>
        end if:
     end process:
                                                      ResetModule
     resetOut <= not s_shiftReg(N - 1);
 end Behavioral:
                                                                                                    FF<sub>N-1</sub>
                                                                FF_0
                                                                          FF₁
                                                                                   FF_2
                                                                         Rst₄
                                                                                   Rst₄
                                                                                                    Rst₄
                                                                Rst₄
                                                      svsClk
                                                      resetIn
```

resetOut

Input Debouncing



E-learning:

```
dirtyIn

inPol = '0'
outPol = '1'

pulsedOut

mSecMinInWidth
mSecMinInWidth

1 / kHzClkFreq
= T<sub>refClk</sub>

1 / kHzClkFreq
= T<sub>refClk</sub>
```


Computational System

Datapath (execution unit)

- Components
 - Functional
 - Routing
 - Storage

Controlpath

- Control unit
 - FSM(s)




Controlpath - datapath interconnection


- Control signals (controlpath → datapath)
- Status signals (controlpath ← datapath

FSM Structure

Moore:




Mealy:



Modelling FSMs in VHDL

Two VHDL processes:

- State memory (synchronous process)
- Combinational circuit (next state logic + output logic)
 - Depending on the way outputs are assigned
 - Moore (outputs depend only on the current state)
 - Mealy (outputs depend on both the current state and FSM inputs)
 - Ensure a value is always assigned to next state and outputs
 - Must be a combinational circuit no latches!!!



VHDL Coding

VHDL coding:

- There exist many different styles.
- The style explained here considers two processes: one for the state transitions, and another for the outputs.

Required steps:

- Have your state-transition diagram ready.
- The coding then just simply follows the state diagram.
- We need to define a custom user data type (e.g., "state") to represent the states:

```
type state is (STOPPED, STARTED, BUSY);
signal y: state;
```


Two processes must be constructed:

- Sync_proc: it is where the state transitions (that occur on the clock edge) are described.
- Comb_proc: this is a combinational circuit where next state and outputs are defined based on the current state (and input signals).

Example: LED Sequence Controller


Sequence: 00000011, 00001111, 001111111, 111111100 when sw(0) = '0', or 11000000, 11110000, 111111100, 001111111 when sw(0) = '1'

The FSM includes an enable that allows for state transitions with frequency of 2Hz.



State Diagram

Sequence: 00000011, 00001111, 001111111, 111111100 when sw(0) = '0', or 11000000, 11110000, 111111100, 00111111 when sw(0) = '1'



Specification in VHDL

```
comb proc : process (pState, dir)
library IEEE;
                                                                 begin
use IEEE.STD LOGIC 1164.ALL;
                                                                    case pState is
                                                                        when CLEAR =>
entity led control is
                                                                           s data <= (others => '0');
   port(clk
                      : in std logic;
                                                                           n\overline{S}tate <= S1;
                       : in std Togic;
                                                                        when S1 \Rightarrow
                      : in st\overline{d} logic;
                                                                          if dir = '0' then --left
                                                                               s data <= "00000011";
                       : in std logic;
                      : out std logic vector(7 downto 0));
                                                                               s data <= "11000000";
end led control;
                                                                          end if:
                                                                          nState <= S2;
architecture Behavioral of led control is
                                                                        when S2 \Rightarrow
   type TState is (CLEAR, S1, \overline{S}2, S3, S4);
                                                                          if dir = '0' then
   signal pState, nState: TState;
                                                                               s data <= "00001111";
                                                                               s data <= "11110000";
   signal s data : std logic vector(outData'range) :=
                                                                          end if;
                                   (others => '0');
                                                                          nState <= S3;
                                                                        when S3 =>
begin
                                                                          if dir = '0' then
                                                                               s data <= "001111111";
sync proc : process(clk)
                                                                               s data <= "111111100";
   begin
                                                                          end if;
       if (rising edge(clk)) then
                                                                          nState <= S4;
          if (reset = '1') then
                                                                        when S4 \Rightarrow
              pState <= CLEAR;
                                                                          if dir = '0' then
          elsif en = '1' then
                                                                               s data <= "111111100";
              pState <= nState;
                                                                               s data <= "001111111";
          end if:
                                           dir = 0 /
       end if;
                                                                          end i\bar{f};
                                          11111100
                                                                          nState <= S1;
   end process;
                                                                        when others => -- "Catch all" condition
                                          dir = 0 /
                                                    dir = 0 /
                                dir = 0 /
                                                                                      <= CLEAR;
                                                                           nState
                                00000011
                                          00001111
                                                    00111111
              reset
                                                                           s data <= (others => '0');
                       dir = - /
                                                                        end case;
                       00000000
                                                S3
                                      S2
                                                                   end process;
                                                                   outData <= s data;
                                dir = 1 /
                                         dir = 1 /
                                                   dir = 1 /
                                11000000
                                         11110000
                                                   11111100
                                                                 end Behavioral;
                                           dir = 1 /
                                           00111111
```

Final Remarks

At the end of this lecture you should be able to:

- Use a single clock signal for all the project's components
- Ensure proper system initialization (reset)
- Prefer synchronous over asynchronous reset
- Debounce inputs if required
- Describe FSMs in VHDL
- Decompose complex systems in datapath and controlpath

To do:

- Test the given project on Nexys-4 kit
- Do lab. 4 part 1