Nexys-4 7-Segment Display Control

Recommendations and Good Design Practices

Constraints Specification and Timing Analysis


LECTURE 3

IOULIIA SKLIAROVA

## Nexys-4 Development Board

7-segment displays

•




FPGA: xc7a100Tcsg324-1


## 7-Segment Displays

The Nexys-4 board contains two four-digit common anode seven-segment LED displays, configured to behave like a single eight-digit display.

Each of the eight digits is composed of seven segments arranged in a "figure 8" pattern, with an LED embedded in each segment.

Segment LEDs can be individually illuminated, so any one of 128 patterns can be displayed on a digit by illuminating certain LED segments and leaving the others dark.





## 7-Segment Displays


The anodes of the seven LEDs forming each digit are tied together into one "common anode" circuit node, but the LED cathodes remain separate.

The common anode signals are available as eight "digit enable" input signals to the 8-digit display.

The cathodes of similar segments on all four displays are connected into seven circuit nodes labeled CA through CG.

This signal connection scheme creates a multiplexed display, where the cathode signals are common to all digits but they can only illuminate the segments of the digit whose corresponding anode signal is asserted.

Both the ANO..7 and the CA..G/DP signals are driven low when active.




## 7-Segment Displays Controller

A scanning display controller circuit can be used to show an eight-digit number on this display.

This circuit drives the anode signals and corresponding cathode patterns of each digit in a repeating, continuous succession at an update rate that is faster than the human eye can detect.

Each digit is illuminated just one-eighth of the time, but because the eye cannot perceive the darkening of a digit before it is illuminated again, the digit appears continuously illuminated.

If the update, or "refresh", rate is slowed to around 45Hz, a flicker can be noticed in the display.




## 7-Segment Displays Controller

For each of the eight digits to appear bright and continuously illuminated, all eight digits should be driven once every 1 to 16ms, for a refresh frequency of about 1KHz to 60Hz.

For example, in a 62.5Hz refresh scheme, the entire display would be refreshed once every 16ms, and each digit would be illuminated for 1/8 of the refresh cycle, or 2ms.

The controller must drive low the cathodes with the correct pattern when the corresponding anode signal is driven low.



## 7-Segment Displays Controller

#### Design suggestions:

- you have to switch between digits slow enough for our human eyes to see the light
- ... but fast enough so that there is no flicker
- apply a 800Hz clock (clock period = 1.25ms)
- this means that the refresh rate of all 8 digits is 100Hz and each digit is illuminated for 1.25 ms within a 10 ms period.

## Asynchronous Signals


Clocked circuits are synchronous

Unclocked circuits or signals are circuits or signals are asynchronous


Synchronous circuits have asynchronous inputs:


- Reset signal, memory wait, user input, etc.
- Inputs can change at any time
- We must synchronize the input to our clock
- Inputs can violate flip-flop setup/hold times

# Asynchronous Inputs



## Asynchronous Signals





#### Metastability problem:

- Occurs when input changes near active clock edge
- Not every signal transition that violates a register's t<sub>su</sub> or t<sub>h</sub> results in a metastable output
- The likelihood that a register enters a metastable state and the time required to return to a stable state vary depending on the process technology used to manufacture the device and on the operating conditions
- In most cases, registers will quickly return to a stable defined state


## Asynchronous Inputs

#### In addition to metastability:

Slight delay differences mean that the registers can disagree on the input value

"Inconsistent value problem"

Two paths from input to two different registers:




## Handling Asynchronous Inputs

### Never fan-out asynchronous inputs

- Synchronize at circuit boundary –
   synchronization register
- Fan-out synchronized signal
- Failure probability can never be zero
- Async | D Q Q0 | Input | D Q Q0 | Clock | Cloc

- To minimize the failures due to metastability in asynchronous signal transfers cascade two (or more) flip-flops
  - Effectively synchronizes twice
  - Both would have to fail for system to fail



## Timing Analysis

**Timing analysis** is the methodical analysis of a digital circuit to determine if the **timing constraints** imposed by components or interfaces are met. Typically, this means that you are trying to prove that all set-up, hold, and pulse-width times are being met.

#### Timing analysis can be static or dynamic.

- Dynamic timing analysis (DTA) verifies functionality of the design by applying input vectors and checking for correct output vectors. This approach is an extension of simulation and ensures that circuit timing is tested in its functional context.
- Static timing analysis (STA) checks static delay requirements of the circuit without any input or output vectors.

DTA has to be accomplished and functionality of the design must be cleared before the design is subjected to STA.

DTA and STA are not alternatives to each other.

Quality of the DTA increases with the increase of input test vectors.

DTA can be used for synchronous as well as asynchronous designs.

STA can't run on asynchronous designs and hence DTA is the best way to analyze asynchronous designs.

DTA is also best suitable for designs having clocks crossing multiple domains.

# What is Timing Analysis for?

#### Questions

- What is the longest delay in your circuit?
- Can the system operate at a target clock frequency?
- Are the timing requirements met for all paths in your design?
- How to determine the maximum operating frequency of a system?

## Static Timing Analysis

**Static timing analysis** is a method of validating the timing performance of a design by checking all possible paths for timing violations.

It considers the "worst" possible delay through each logic element, but not the logical operation of the circuit.


In comparison to circuit simulation, static timing analysis is faster and more thorough.

However, static timing analysis checks the design only for proper timing, not for correct logical functionality.

### The Slack

Positive slack = OK

Negative slack = problem: timing violation



## Timing Constraints

How does the STA tool know what the required clock period is?

We have to tell it!


We have to define constraints for the design.

This is usually done using the Synopsys Design Constraints (SDC) syntax.

In Vivado, timing constraints must be passed to the synthesis engine by means of one or more XDC files.

To start, we must define a clock:

- Where does the clock come from?
  - (i.e., input port, output of PLL, etc.)
- What is the clock period?
  - => operating frequency
- What is the duty-cycle of the clock?



### **XDC Clock Definitions**

#### SDC command syntax for creating a clock:

```
create_clock [-add] [-name <clock_name>] -period <value>
[-waveform <edge_list>] [<targets>]
```

The clock, named  $my\_clock$  (used to refer to the clock in other commands), entering device through the port clk, with period of 20 ns and 50% duty cycle (default value):

```
create_clock -period 20 -name my_clock [get_ports clk]
[get_ports string] - returns all ports that match string
```

#### Nexys4\_Master.xdc:

```
create_clock -add -name sys_clk_pin -period 10.00 -
waveform {0 5} [get ports clk]
```

# Example Project (Vivado)

s\_divRemainder\_i O[7:0] The Worst Negative Slack 11[7:0] (WNS) is actually the worst RTL MOD s multResult i (smallest) slack. 1017:01 O[15:0] 7:0 11[7:0] led\_reg[15:0] If WNS is positive then it led i RTL MULT 10[15:0] means that the path passes. O[15:0] led[15:0] s\_divQuotient\_i S=default [1[15:0] 10[7:0] O[7:0] If it is negative, then it means RTL\_MUX 7:0 11[7:0] RTL REG RTL DIV the path fails. s btnC rea C D btnC s\_sw\_reg[15:0] RTL REG TREPORT TIMING SUMMARY Report Clock Networks sw[15:0] Report Clock Interaction RTL REG Report Methodology Report DRC Tcl Console Messages Reports Design Runs Methodology Timing Report Noise × **Design Timing Summary** Report Utilization General Information **Pulse Width** Hold Report Power Timer Settings Design Timing Summary Worst Negative Slack (WNS): -5,539 ns Worst Hold Slack (WHS): 0,351 ns Worst Pulse Width Slack (WPWS): 4,500 ns Clock Summary (1) Total Negative Slack (TNS): Total Hold Slack (THS): 0,000 ns Total Pulse Width Negative Slack (TPWS): 0,000 ns > To Check Timing (33) Number of Failing Endpoints: 12 Number of Failing Endpoints: 0 Number of Failing Endpoints: 0 PROGRAM AND DEBUG Total Number of Endpoints: 16 Total Number of Endpoints: 16 Total Number of Endpoints: 34 Generate Bitstream Inter-Clock Paths Timing constraints are not met. Open Hardware Manager Other Path Groups

## Maximum Frequency

The maximum frequency  $(f_{max})$  value is not explicitly given in the report\_timing/ report\_timing\_summary report.

The maximum frequency a design can run on hardware in a given implementation:

•  $f_{max} = 1/(t-WNS)$ , where t is the target clock period.

The maximum frequency a design can run on a given architecture:

- The user will have to decrease *t* and re-run synthesis/implementation until WNS<0.
- $\circ$  Different strategies might be needed to get the best achievable  $f_{max}$ .

### Final Remarks

#### At the end of this lecture you should

- understand how to control Nexys-4's 7-segment displays
- be able to follow the following recommendations:
  - Use a single clock signal for all the project's components
  - Register all asynchronous input signals
  - Define timing constraints
  - Detect and correct timing violations

#### To do:

Test the given projects on Nexys-4 kit