Traffic Light Control System Design

Digital Logic Design Project

1 Objective

The objective of this project is to design and simulate a traffic light control system. The system utilizes a clock, D Flip-Flops for sequential logic, and combinational logic for state transitions. The design specifications are as follows:

- Three states for vehicle lights: Red, Yellow, Green.
- Two states for pedestrian lights: Red, Green.

2 State Definitions and Timing

The system operates through three primary states with the following durations:

- State A: Vehicle light Green, Pedestrian light Red 6 seconds.
- State B: Vehicle light Yellow, Pedestrian light Red 2 seconds.
- State C: Vehicle light Red, Pedestrian light Green 2 seconds.

To simplify the circuit design, a clock with a cycle duration of 2 seconds (frequency = 0.5 Hz) is used. The states are mapped to clock cycles as follows:

- So: A (first 2 seconds)
- S1: A (second 2 seconds)
- S2: A (third 2 seconds)
- S3: B (2 seconds)
- S4: C (2 seconds)

Thus, State A remains active for 6 seconds (3 clock cycles), while States B and C are active for 2 seconds each.

Note: In the Logisim simulation file, the clock frequency must be set to 0.5 Hz before enabling the clock.


3 State Encoding and Diagram

The system requires 5 states, which are encoded using 3 bits $(Q_2Q_1Q_0)$. The state assignments are:

- SO: 000
- S1: 001
- S2: 010
- S3: 011
- S4: 100

Three D Flip-Flops are used to store the current state $(Q_2Q_1Q_0)$ and compute the next state $(D_2D_1D_0)$.

3.1 State Diagram



4 Next State Table

The next state and output values are determined from the current state as shown in Table 1.

Current State Next State Outputs R_p Q_2 D_1 D_0 G_v R_v G_p Q_1 Q_0 D_2 Y_v

Table 1: Next State and Output Table

Subscripts: v for vehicle, p for pedestrian.

5 Flip-Flop Equations

Using the Sum of Products method on the next state table, the following equations for the D Flip-Flop inputs are derived:

$$D_{2} = Q'_{2} \cdot Q_{1} \cdot Q_{0}$$

$$D_{1} = Q'_{2} \cdot Q'_{1} \cdot Q_{0} + Q'_{2} \cdot Q_{1} \cdot Q'_{0} = Q'_{2} \cdot (Q_{1} \oplus Q_{0})$$

$$D_{0} = Q'_{2} \cdot Q'_{1} \cdot Q'_{0} + Q'_{2} \cdot Q_{1} \cdot Q'_{0} = Q'_{2} \cdot Q'_{0}$$

6 Output Equations

Similarly, the output equations are derived from the next state table:

$$G_{v} = Q'_{2} \cdot Q'_{1} \cdot Q'_{0} + Q'_{2} \cdot Q'_{1} \cdot Q_{0} + Q'_{2} \cdot Q_{1} \cdot Q'_{0}$$

$$= Q'_{2} \cdot Q'_{1} + Q'_{2} \cdot Q_{1} \cdot Q'_{0} = Q'_{2}(Q'_{1} + Q_{1} \cdot Q_{0})$$

$$= Q'_{2}(Q'_{1} + Q'_{0})$$

$$Y_{v} = Q'_{2} \cdot Q_{1} \cdot Q_{0}$$

$$R_{v} = Q_{2} \cdot Q'_{1} \cdot Q'_{0}$$

$$G_{p} = Q_{2} \cdot Q'_{1} \cdot Q'_{0}$$

$$R_{p} = Q'_{2} \cdot Q'_{1} \cdot Q'_{0} + Q'_{2} \cdot Q_{1} \cdot Q_{0} = G_{v} + Q'_{2} \cdot Q_{1} \cdot Q_{0}$$

7 System Design and Chronogram

The complete system design, chronogram (timing diagram), simulation examples, and waveform output are detailed in the accompanying documentation.

8 Logical Analysis

Flip-Flops are fundamental components in sequential logic circuits, providing state storage and management. They enable precise state transitions synchronized with clock pulses. The combination of sequential logic (Flip-Flops) and combinational logic (for next-state and output determination) is essential for achieving reliable and efficient circuit behavior in this traffic light control system.

Page 3