Joshua Monson Assignment 4.1 10/3/2014

Overview

In this assignment I have added an interface to the memory model from the previous assignment. You'll notice that in addition to adding the protocol function and checker (read and write checker) and parity function I have also added mread() and mwrite() functions to the interface. These functions set the read/write, data in, and address signals. I wasn't sure if it was bad practice to have the interface advance time. It seems like that should be handled in the test bench. In this report, you will find the system Verilog code for the test bench, memory model, and memory interface. Additionally, I have included copies of the console transcripts to show the testbench works and can catch specific errors. The console transcripts show two types of errors: "Incorrect Read Errors" and "Read/Write Signal Errors." Incorrect Read Errors occur when the data read from the memory is not what was expected. Read/Write Signals error occur when both the read and write signal on the memory interface are asserted at the same time. I have also included a waveform showing the memory I/O and error counters. Incorrect Read Errors are tallied by the signal *ErrorCount* (see waveform). Read/Write Signals errors are tallied by rdwr error count signal (see waveform).

TestBench Code

```
`default_nettype none
`timescale 1ns/100ps

module testbench ();

shortint address;
byte data;

//Clock Generator
bit clk = 0;
always #5ns clk = ~clk;

//Memory Interface
mem_if mem_bus(clk);

typedef struct {
    shortint address;
    byte data_to_write;
    byte expected read;
```

```
byte actual read;
} ScoreBoardEntry;
ScoreBoardEntry ScoreBoard[];
int ErrorCount = 0;
Test Bench Code
initial begin
  //Initialize Score Board
 ScoreBoard = new[6];
  //Generate Random Writes
 foreach(ScoreBoard[i]) begin
   address = $random;
   data = $random;
   ScoreBoard[i].address = address;
   ScoreBoard[i].data to write = data;
   ScoreBoard[i].expected read = {^data, data};
 end
  //Test Protocol Error Checker
  //This should produce three Errors
 mem bus.mwrite(0, 0);
 mem bus.mread(0);
  @(negedge mem bus.clk);
  @(negedge mem bus.clk);
  @(negedge mem bus.clk);
 mem bus.write = 0;
 mem bus.read = 0;
  //Perform Writes
  foreach(ScoreBoard[i]) begin
   write memory(ScoreBoard[i]);
 end
  @(negedge mem bus.clk);
 mem bus.write = 0;
  //Rearrange Array for Reads
 ScoreBoard.shuffle();
  //Perform Reads and Check Results
 foreach(ScoreBoard[i]) begin
  read memory(ScoreBoard[i]);
  check(ScoreBoard[i]);
 end
 mem bus.read = 0;
  //Display the Actual Values Read
 $display("Print Read Values");
  foreach(ScoreBoard[i]) begin
```

```
$display("\t%03X", ScoreBoard[i].actual read);
    end
    $display("Tests Performed: %d", ScoreBoard.size());
    $display("Error Count: %d", ErrorCount);
    $display("Read/Write Errors: %d", mem bus.rdwr error count);
  end
  task automatic write memory (ref ScoreBoardEntry Entry);
    @(negedge mem bus.clk);
    mem bus.mwrite (Entry.address, Entry.data to write);
  endtask
  task automatic read memory(ref ScoreBoardEntry Entry);
    @(negedge mem bus.clk);
    mem bus.mread(Entry.address);
    @(negedge mem bus.clk);
    Entry.actual read = mem bus.data out;
  endtask
  function check(ScoreBoardEntry Entry);
    if( Entry.expected read != Entry.actual read) begin
      $display("Found Error: %03X %03X", Entry.expected read,
Entry.actual read);
     ErrorCount++;
    end
  endfunction
 my mem mem (mem bus);
endmodule
```

Memory Model and Interface

```
Write Function
  function void mwrite(logic [15:0] addr, logic [7:0] data);
   write = 1;
   data in = data;
   address = addr;
  endfunction
  //Test Read Write Checker//
  always @(posedge clk) ReadWriteChecker(read, write);
  // Read Write Checker //
  int rdwr error count;
  function logic ReadWriteChecker(logic rd, logic wr);
    if(rd == 1 && wr == 1) begin
     $display("Error@%d: Read and Write asserted at the same time\n",
$time);
     rdwr error count++;
    end
  endfunction
  Even Parity Calc. //
  function logic parity(logic [7:0] din);
    return (^din);
  endfunction
endinterface
module my mem(mem if mem bus);
  // Declare a 9-bit associative array using the logic data type
  logic [8:0] mem array[shortint];
  always @(posedge mem bus.clk) begin
     //$display("Clk Event mem bus.write=%d time: %d", mem bus.write,
$time);
     if (mem bus.write) begin
      //$display("Writing: %04x to %04x\n", {ev parity(mem bus.data in),
mem bus.data in}, mem bus.address);
      mem array[mem bus.address] = {mem bus.parity(mem bus.data in),
mem bus.data in);
     end else if (mem bus.read)
      mem bus.data out = mem array[mem bus.address];
  end
```

endmodule

Console Transcript: Zero Memory Read Errors

```
do testbench.do
# vsim -novopt testbench
# Refreshing
/net/fpga1/users/joshuas2/ECEn620/Assignments/Assignment4.1/work.testbenc
# Loading sv std.std
# Loading work.testbench
# Refreshing
/net/fpga1/users/joshuas2/ECEn620/Assignments/Assignment4.1/work.mem if
# Loading work.mem_if
# Refreshing
/net/fpga1/users/joshuas2/ECEn620/Assignments/Assignment4.1/work.my mem
# Loading work.my_mem
# Print Read Values
      063
#
     08d
#
     081
#
     03d
#
#
     00d
      012
#
# Tests Performed:
                       6
# Incorrect Read Errors:
                           0
# Read/Write Signal Errors:
                              0
Console Transcript: Memory Read Errors
```

```
# vsim -novopt testbench
# Refreshing
/net/fpga1/users/joshuas2/ECEn620/Assignments/Assignment4.1/work.testbenc
h
```

```
# Loading sv_std.std
# Loading work.testbench
# Refreshing
/net/fpga1/users/joshuas2/ECEn620/Assignments/Assignment4.1/work.mem_if
# Loading work.mem if
# Refreshing
/net/fpga1/users/joshuas2/ECEn620/Assignments/Assignment4.1/work.my_mem
# Loading work.my mem
# Found Error: 063 000
# Found Error: 08d 000
# Found Error: 081 000
# Found Error: 03d 000
# Found Error: 00d 000
# Found Error: 012 000
# Print Read Values
      000
#
      000
#
#
     000
     000
#
      000
#
#
      000
# Tests Performed:
# Incorrect Read Errors:
                            6
# Read/Write Signal Errors:
                               0
Console Transcript: Read Write Signal Errors
do testbench.do
# Refreshing
/net/fpga1/users/joshuas2/ECEn620/Assignments/Assignment4.1/work.testbenc
h
# Loading sv_std.std
# Loading work.testbench
```

```
# Refreshing
/net/fpga1/users/joshuas2/ECEn620/Assignments/Assignment4.1/work.mem_if
# Loading work.mem if
# Refreshing
/net/fpga1/users/joshuas2/ECEn620/Assignments/Assignment4.1/work.my_mem
# Loading work.my_mem
                 50: Read and Write asserted at the same time
# Error@
                   150: Read and Write asserted at the same time
##Error@
# Error@
                 250: Read and Write asserted at the same time
# Print Read Values
      063
#
      08d
#
     081
#
     03d
#
#
      00d
     012
#
# Tests Performed:
                       6
# Incorrect Read Errors:
                            0
# Read/Write Signal Errors:
                               3
```

Waveform: Showing I/O and Error Counters

