Overview:

The purpose of this assignment was to improve our **risc_rpm** processor test bench by adding a cover group with several cover points and cross cover points that gather data to help us understand the functionality that we've tested. The coverpoints that were created for this homework help us understand if we've thoroughly tested all instructions. For example, the covergroup helps us determine if we've tested all source and destination register combinations with all instructions that have source and destination registers. Additionally, the covergroup tells us when we have tested a variety of sequences of instructions and read and written all memory addresses for the read and write instructions.

The remaining contents are:

- 1. System Verilog Code (that was modified since the last assignment)
- 2. Full Coverage Report
- 3. Coverage Report showing Partial Coverage

SystemVerilog Code:

test.sv

```
import TbEnvPkg::*;
Instruction cur_inst;
covergroup Cov();

opcodes:coverpoint cur_inst.opcode {
    //1. All opcodes have been executed.
    bins ops[] = {[0:6], 9};
    illegal_bins bad_ops[] = {[7:8],[10:15]};
    //4. All opcodes have been preceded and followed all other opcodes bins op_order[] = (0,1,2,3,4,5,6,9=>0,1,2,3,4,5,6,9);
}

srcs:coverpoint cur_inst.src {
    bins sregs[] = {[0:3]};
}
```

```
dsts:coverpoint cur inst.dst {
      bins dregs[] = {[0:3]};
   //2. The source for every opcode that has a source has been 0,1,2,3
   opcode src:cross opcodes, srcs {
      ignore bins no src = binsof(opcodes.ops) intersect \{0, 5, 9\};
      ignore bins trans = binsof(opcodes.op order);
   }
   //3. The destination for every opcode that has a dst has been 0,1,2,3
   opcode dst:cross opcodes, dsts {
      ignore bins no dst = binsof(opcodes.ops) intersect \{0,6,9\};
      ignore bins trans = binsof(opcodes.op_order);
   }
   //5. Opcodes with both source and destination have had all combs of srcs
and dsts
   opcode src dst:cross opcodes, srcs, dsts {
      ignore bins no src dst = binsof(opcodes.ops) intersect \{0,5,6,9\};
      ignore bins trans = binsof(opcodes.op order);
   }
   addresses: coverpoint cur inst.byte1 iff (cur inst.opcode != NOP &&
                              cur inst.opcode != ADD &&
                              cur inst.opcode != SUB &&
                              cur inst.opcode != AND &&
                              cur inst.opcode != NOT &&
                              cur inst.opcode != HALT) {
      bins addrs[] = \{[0:255]\};
   }
   WrRdRdiMem:cross opcodes, addresses {
      //6 & 7: All mem locations written
      ignore bins non read write = binsof(opcodes.ops) intersect \{0,1,2,3,4\};
      ignore bins trans = binsof(opcodes.op order);
endgroup // Cov
class Driver cbs cov extends Driver cbs;
   Cov ck;
   function new();
      ck=new();
   endfunction // new
  virtual task pre inst(ref Instruction I);
      cur inst = I;
      ck.sample();
   endtask // pre inst
endclass // Driver cbs cov
program automatic test(SPM IF.TEST mem bus);
   initial begin
      static virtual SPM IF.TEST vMemBus = mem bus;
      Driver cbs cov cov callback;
```

```
Environment E;
  cov_callback = new();
  E = new ();
  E.build(vMemBus);
  E.D.callbacks.push_back(cov_callback);
  E.run(10000);
  $\frac{10000}{3} \text{complete found %d Errors.", E.D.Scb.ErrorCounter);}
end
endprogram // test
```

driver.sv

```
class Driver cbs;
  virtual task pre inst(ref Instruction I);
   endtask // pre inst
  virtual task post inst(ref Instruction I);
   endtask // post inst
endclass // Driver cbs
class Driver;
   virtual SPM IF.TEST dut if;
   Driver cbs callbacks[$];
   ScoreBoard Scb;
  mailbox #(Instruction) mbx;
   event handshake;
   function new (virtual SPM IF.TEST dif,
             mailbox #(Instruction) mb, event hs);
      dut if = dif;
      mbx = mb;
      Scb = new ();
      handshake = hs;
   endfunction // new
   function automatic void initialize();
      dut if.cb.rst <= 1;</pre>
      dut if.cb.data out <= 8'h0;</pre>
   endfunction
   task automatic reset();
     initialize();
      @dut if.cb;
      dut if.cb.rst <= 1;</pre>
      @dut_if.cb;
      @dut if.cb;
      dut if.cb.rst <= 0;</pre>
      repeat (4) @dut if.cb;
      dut if.cb.rst <= 1;</pre>
      repeat (1) @dut if.cb;
   endtask
```

```
function automatic string getOpcode(Instruction I);
      case(I.byte0[7:4])
     NOP: return "NOP";
     ADD: return "ADD";
     SUB: return "SUB";
     AND: return "AND";
     NOT: return "NOT";
     RD: return "RD";
     WR: return "WR";
     BR: return "BR";
     BRZ: return "BRZ";
     RDI: return "RDI";
     HALT: return "HALT";
      endcase // case (I.byte0[7:4])
   endfunction // string
   task automatic run(int count);
    Instruction I;
     int i = 0;
     repeat(count) begin
     mbx.get(I);
      foreach(callbacks[i]) callbacks[i].pre inst(I);
      sendInstruction(I,i);
     foreach(callbacks[i]) callbacks[i].post inst(I);
     ->handshake;
     i++;
     end // repeat (count)
      if ($root.top.DUT.Controller.state == 4'd11) begin
       $display("Error: Processor has halted");
      end
   endtask // run
   task automatic sendInstruction(input Instruction I, int i);
            $display("@%0d: Starting Instr #%0d :: %s", $time, i,
getOpcode(I));
      //Fetch 1
      Scb.fetch1();
      @dut if.cb;
      //Fetch 2: Get and Drive I.byte0
      Scb.fetch2(I);
      dut if.cb.data out <= I.byte0;</pre>
      @dut if.cb;
      //Decode:
      Scb.check address(dut if.cb.address);
        Scb.check pc($root.top.DUT.Processor.PC count);
      Scb.check ir($root.top.DUT.Processor.instruction);
      Scb.decode(I,8'hff);
      case (I.byte0[7:4])
```

```
NOP: doNOP(I);
     ADD, SUB, AND: doAddSubAnd(I);
     NOT: doNot(I);
     RD, RDI: doRdRdi(I,8'hff);
     WR: doWr(I);
     BR, BRZ, HALT: doBrBrzHalt(I);
   endcase // case (I.byte0[7:4])
endtask // sendInstruction
task automatic doAddSubAnd(input Instruction I);
   $display("Decoded AddSubAnd Instr");
   //Leave Decode State
   @dut if.cb;
   //Leave S ext1
   @dut_if.cb;
   Scb.check regs ($root.top.DUT.Processor.R0 out,
              $root.top.DUT.Processor.R1 out,
              $root.top.DUT.Processor.R2 out,
              $root.top.DUT.Processor.R3 out);
endtask // AddSubAnd
task automatic doNOP(input Instruction I);
   $display("Decoded NOP");
   @dut if.cb;
endtask // doNOP
task automatic doNot(input Instruction I);
   $display("Decoded NOT");
   //Leave Decode State
   @dut if.cb;
   Scb.check regs ($root.top.DUT.Processor.R0 out,
              $root.top.DUT.Processor.R1 out,
              $root.top.DUT.Processor.R2 out,
              $root.top.DUT.Processor.R3 out);
endtask // doNot
task automatic doRdRdi(input Instruction I, byte rdval);
   $display("Decoded RdRdi Instr");
   //Leave Decode State
   @dut if.cb;
   dut_if.cb.data_out <= I.byte1;</pre>
   if(I.byte0[7:4] == RD) begin
    //Leave RD1
    @dut if.cb;
    dut if.cb.data out <= rdval;</pre>
    Scb.check address(dut if.cb.address);
    //Leave RD2
    @dut if.cb;
    Scb.check address(dut if.cb.address);
   else begin //RDI
   //Leave RD1
   @dut if.cb;
```

```
Scb.check address(dut if.cb.address);
      end // else: !if(I.byte0[7:4] == RD)
      Scb.check regs ($root.top.DUT.Processor.R0 out,
                 $root.top.DUT.Processor.R1 out,
                 $root.top.DUT.Processor.R2 out,
                 $root.top.DUT.Processor.R3 out);
   endtask // doRdRdi
   task automatic doWr(input Instruction I);
      $display("Decoded Wr");
      //Leave Decode State
      @dut if.cb;
      //Leave WR1
      dut_if.cb.data_out <= I.byte1;</pre>
      @dut if.cb;
      Scb.check address(dut if.cb.address);
      //Leave WR2
      @dut if.cb;
      Scb.check address(dut if.cb.address);
      Scb.check dataIn(dut if.cb.data in);
   endtask
   task automatic doBrBrzHalt(input Instruction I);
      $display("Error: Encountered Opcode %d", I.byte0[7:4]);
      $display("This Opcode is not yet supported by the Test Bench Env");
      $finish;
   endtask
endclass:
```

Generator.sv

```
`define SV RAND CHECK(r) \
   do begin \
      if (!(r)) begin \
       $display("%s:%0d: Randomization failed \"%s\"", \
                 _FILE__, `__LINE__, `"r`");\
       $finish: \
      end \
   end while (0)
class Instruction;
  rand bit [7:0] byte0;
  rand bit [7:0] byte1;
  bit [3:0] opcode;
  bit [1:0] src;
  bit [1:0] dst;
   //Don't allow the Generator to Create BR, BRZ, or HALT Inst
   constraint c byte0 { byte0[7:4] != BR;
                        byte0[7:4] != BRZ;
                        byte0[7:4] != HALT;
                        byte0[7:4] != 4'hA;
                        byte0[7:4] != 4'hB;
```

```
byte0[7:4] != 4'hC;
                        byte0[7:4] != 4'hD;
                        byte0[7:4] != 4'hE; };
   //Don't Randomize bytel if single byte inst
   constraint c byte1 { ( byte0[7:4] == NOP ||
                    byte0[7:4] == ADD ||
                    byte0[7:4] == SUB ||
                    byte0[7:4] == AND ||
                    byte0[7:4] == NOT ||
                    byte0[7:4] == HALT) -> (byte1 == 8'd0);};
   function void post randomize();
      opcode = byte0[7:4];
      src = byte0[3:2];
      dst = byte0[1:0];
   endfunction // post randomize
endclass // Instruction
class Generator;
  Instruction I;
  mailbox #(Instruction) mbx;
            handshake;
   event
   function new (mailbox #(Instruction) m, event hs);
     mbx = m;
      I = new ();
     handshake = hs:
   endfunction // new
   task run(int count);
     Instruction i;
      repeat(count) begin
       `SV RAND CHECK(I.randomize());
      i=new I;
      mbx.put(i);
      wait(handshake.triggered);
   endtask
endclass // Generator
```

scoreboard.sv

```
class ScoreBoard;
  int ErrorCounter;

bit [7:0] pc;
  bit [7:0] ir;
  bit [7:0] r[4];
  byte DataInQueue[$];
  byte AddressQueue[$];

function new ();
  ErrorCounter = 0;
```

```
pc = 0;
   ir = 0;
   r[0]=0; r[1]=0; r[2]=0; r[3]=0;
endfunction // new
function automatic void incr_pc();
   $display("incr pc: %02h", pc);
endfunction // incr pc
function automatic void update pc(int val);
   pc = val;
endfunction // update pc
function automatic void update ir(Instruction I);
   ir = I.byte0;
endfunction // update ir
function automatic void update addrq(input bit [7:0] v);
   AddressQueue.push back(v);
   $display("Updating Address Queue: %02h %p", v, AddressQueue);
endfunction // update addrq
function automatic void fetch1();
   //The value of the pc should next appear on the
   // address line.
   $display("@%t:fetch1: %02h", $time, pc);
   update addrq(pc);
endfunction // fetch1
function automatic void fetch2(Instruction I);
   $display("@%t:fetch2", $time);
   update ir(I);
   incr pc();
endfunction // fetch2
function automatic void readbyte2(Instruction I);
   $display("readbyte2 I.byte1=%02x", I.byte1);
   update addrq(pc);
   update addrq(I.byte1);
   incr pc();
endfunction // readbyte2
function automatic void decode(Instruction I, bit [7:0] rdval);
  bit [3:0] opcode = I.byte0[7:4];
  bit [1:0] src = I.byte0[3:2];
  bit [1:0] dst = I.byte0[1:0];
   $display("@%0d SB: Decode", $time);
  case (I.byte0[7:4])
  NOP: ;
  ADD: r[dst] = r[src] + r[dst];
  SUB: r[dst] = r[dst] - r[src];
  AND: r[dst] = r[src] & r[dst];
  NOT: r[dst] = \sim r[src];
```

```
RD: begin
         r[dst] = rdval;
         readbyte2(I);
      end
      RDI:begin
         update addrq(pc);
         incr pc();
         r[dst] = I.byte1;
      end
      WR: begin
         readbyte2(I);
         DataInQueue.push back(r[src]);
      BR, BRZ, HALT: ;
      endcase // case (I.byte0)
   endfunction // decode
   function automatic void check pc(bit [7:0] cpc);
      compare value("PC", cpc, pc);
   endfunction // check pc
   function automatic void check ir (bit [7:0] cir);
      compare value("IR", cir, ir);
   endfunction // check ir
   function automatic void check regs (bit [7:0] cr0,
                         bit [7:0] cr1,
                         bit [7:0] cr2,
                         bit [7:0] cr3);
      compare_value("r0", cr0, r[0]);
      compare_value("r1", cr1, r[1]);
      compare_value("r2", cr2, r[2]);
      compare value("r3", cr3, r[3]);
   endfunction // check regs
   function automatic void check address(bit [7:0] caddress);
      compare qvalue("address", "AddressQueue", caddress, AddressQueue);
   endfunction // check address
   function automatic void check dataIn(bit [7:0] cdataIn);
      compare qvalue("cdataIn", "DataInQueue", cdataIn, DataInQueue);
   endfunction // check address
   function automatic void compare qualue (string name, string qname, bit
[7:0] actual, ref byte queue[$]);
      $display("Checking Q=%p", queue);
      if(queue.size() == 0)
      $display("Error: %s is empty!", qname);
      else
      compare value(name, actual, queue.pop front());
   endfunction // compare qvalue
   function automatic void compare value (string name, bit [7:0] actual, bit
[7:0] expected);
      if(actual != expected) begin
       $display("@%08d: Error: Found Unexpected Value for %s: Expected: %02X
Actual: %02X", $time, name, expected, actual);
```

```
ErrorCounter++;
end
//else
//$display("@%08d: %s is correct", $time, name);
endfunction // compare_value
```

Endclass

Complete Coverage Report

COVERGROUP COVERAGE:		
Covergroup	Metric Goal/ Status At Least	
TYPE /Alu_RISC_v_unit/Cov	100.0% 100 Covered	
Coverpoint Cov::opcodes	100.0% 100 Covered	//Requirements 1 & 4
Coverpoint Cov::srcs	100.0% 100 Covered	
Coverpoint Cov::dsts	100.0% 100 Covered	
Coverpoint Cov::addresses	100.0% 100 Covered	
Cross Cov::opcode_src	100.0% 100 Covered	//Requirement 2
Cross Cov::opcode_dst	100.0% 100 Covered	//Requirement 3
Cross Cov::opcode_src_dst	100.0% 100 Covered	//Requirement 5
Cross Cov::WrRdRdiMem	100.0% 100 Covered	//Requirements 6 & 7

Covergroup instance Alu_RISC_v_unit::Driver_cbs_cov::ck

100.0% 100 Covered

Coverpoint opcodes 100.0% 100 Covered

covered/total bins: 72 72

missing/total bins: 0 72

illegal_bin bad_ops[7] 0 ZERO

illegal_bin bad_ops[8] 0 ZERO

illegal_bin bad_ops[10]	0	ZERO
illegal_bin bad_ops[11]	0	ZERO
illegal_bin bad_ops[12]	0	ZERO
illegal_bin bad_ops[13]	0	ZERO
illegal_bin bad_ops[14]	0	ZERO
illegal_bin bad_ops[15]	0	ZERO
bin ops[0]	642	1 Covered
bin ops[1]	657	1 Covered
bin ops[2]	624	1 Covered
bin ops[3]	650	1 Covered
bin ops[4]	626	1 Covered
bin ops[5]	2318	1 Covered
bin ops[6]	2229	1 Covered
bin ops[9]	2254	1 Covered
bin op_order[9=>9]	517	1 Covered
bin op_order[9=>6]	501	1 Covered
bin op_order[9=>5]	483	1 Covered
bin op_order[9=>4]	146	1 Covered
bin op_order[9=>3]	149	1 Covered
bin op_order[9=>2]	169	1 Covered
bin op_order[9=>1]	152	1 Covered
bin op_order[9=>0]	137	1 Covered
bin op_order[6=>9]	497	1 Covered
bin op_order[6=>6]	498	1 Covered
bin op_order[6=>5]	569	1 Covered
bin op_order[6=>4]	128	1 Covered
bin op_order[6=>3]	130	1 Covered
bin op_order[6=>2]	135	1 Covered
bin op_order[6=>1]	134	1 Covered
bin op_order[6=>0]	138	1 Covered

bin op_order[5=>9]	509	1 Covered
bin op_order[5=>6]	515	1 Covered
bin op_order[5=>5]	543	1 Covered
bin op_order[5=>4]	148	1 Covered
bin op_order[5=>3]	165	1 Covered
bin op_order[5=>2]	142	1 Covered
bin op_order[5=>1]	142	1 Covered
bin op_order[5=>0]	154	1 Covered
bin op_order[4=>9]	152	1 Covered
bin op_order[4=>6]	147	1 Covered
bin op_order[4=>5]	132	1 Covered
bin op_order[4=>4]	43	1 Covered
bin op_order[4=>3]	40	1 Covered
bin op_order[4=>2]	29	1 Covered
bin op_order[4=>1]	48	1 Covered
bin op_order[4=>0]	34	1 Covered
bin op_order[3=>9]	141	1 Covered
bin op_order[3=>6]	147	1 Covered
bin op_order[3=>5]	148	1 Covered
bin op_order[3=>4]	44	1 Covered
bin op_order[3=>3]	43	1 Covered
bin op_order[3=>2]	40	1 Covered
bin op_order[3=>1]	45	1 Covered
bin op_order[3=>0]	42	1 Covered
bin op_order[2=>9]	149	1 Covered
bin op_order[2=>6]	130	1 Covered
bin op_order[2=>5]	132	1 Covered
bin op_order[2=>4]	53	1 Covered
bin op_order[2=>3]	47	1 Covered
bin op_order[2=>2]	37	1 Covered

bin op_order[2=>1]	36	1 Covered
bin op_order[2=>0]	40	1 Covered
bin op_order[1=>9]	143	1 Covered
bin op_order[1=>6]	152	1 Covered
bin op_order[1=>5]	154	1 Covered
bin op_order[1=>4]	35	1 Covered
bin op_order[1=>3]	44	1 Covered
bin op_order[1=>2]	35	1 Covered
bin op_order[1=>1]	51	1 Covered
bin op_order[1=>0]	43	1 Covered
bin op_order[0=>9]	146	1 Covered
bin op_order[0=>6]	139	1 Covered
bin op_order[0=>5]	157	1 Covered
bin op_order[0=>4]	29	1 Covered
bin op_order[0=>3]	32	1 Covered
bin op_order[0=>2]	36	1 Covered
bin op_order[0=>1]	49	1 Covered
bin op_order[0=>0]	54	1 Covered

The cover bins checking that all write, read, and rdi instructions have written all memory locations have been excluded due to length.

Partially Coverage Report

_COVERGROUP COVERAGE:			
Covergroup	Metric At Least		itatus
TYPE /Alu_RISC_v_unit/Cov type_option.weight=1		50.5%	100 Uncovered

type_option.goal=100

type_option.comment=

type_option.strobe=0

type_option.merge_instances=0

Coverpoint Cov::opcodes	48.6%	100 Uncovered	//Requirements 1 &4
Coverpoint Cov::srcs	100.0%	100 Covered	
Coverpoint Cov::dsts	100.0%	100 Covered	
Coverpoint Cov::addresses	13.6%	100 Uncovered	
Cross Cov::opcode_src	65.0%	100 Uncovered	//Requirement 2
Cross Cov::opcode_dst	55.0%	100 Uncovered	//Requirement 3
Cross Cov::opcode_src_dst	17.1%	100 Uncovered	//Requirement 5
Cross Cov::WrRdRdiMem	4.5%	100 Uncovered	Requirement 6 & 7

 $Covergroup\ instance\ \bigvee Alu_RISC_v_unit::Driver_cbs_cov::ck$

50.5% 100 Uncovered

option.name=\/Alu_RISC_v_unit::Driver_cbs_cov::ck

Coverpoint opcodes 48.6% 100 Uncovered

covered/total bins: 35 72

missing/total bins: 37 72

option.weight=1

option.goal=100

option.comment=

option.at_least=1

option.auto_bin_max=64

option.detect_overlap=0

illegal_bin bad_ops[7]0ZEROillegal_bin bad_ops[8]0ZEROillegal_bin bad_ops[10]0ZEROillegal_bin bad_ops[11]0ZEROillegal_bin bad_ops[12]0ZERO

illegal_bin bad_ops[13] 0 ZERO

illegal_bin bad_ops[14]		0	ZERO
illegal_bin bad_ops[15]		0	ZERO
bin ops[0]	3	1 Co	overed
bin ops[1]	4	1 Co	overed
bin ops[2]	2	1 Co	overed
bin ops[3]	3	1 Covered	
bin ops[4]	2	1 Covered	
bin ops[5]	15	1 Covered	
bin ops[6]	12	1 C	overed
bin ops[9]	9	1 Co	overed
bin op_order[9=>9]		2	1 Covered
bin op_order[9=>6]		0	1 ZERO
bin op_order[9=>5]		5	1 Covered
bin op_order[9=>4]		0	1 ZERO
bin op_order[9=>3]		1	1 Covered
bin op_order[9=>2]		0	1 ZERO
bin op_order[9=>1]		1	1 Covered
bin op_order[9=>0]		0	1 ZERO
bin op_order[6=>9]		1	1 Covered
bin op_order[6=>6]		4	1 Covered
bin op_order[6=>5]		3	1 Covered
bin op_order[6=>4]		1	1 Covered
bin op_order[6=>3]		1	1 Covered
bin op_order[6=>2]		1	1 Covered
bin op_order[6=>1]		1	1 Covered
bin op_order[6=>0]		0	1 ZERO
bin op_order[5=>9]		4	1 Covered
bin op_order[5=>6]		5	1 Covered
bin op_order[5=>5]		1	1 Covered
bin op_order[5=>4]		1	1 Covered

bin op_order[5=>3]	1	1 Covered
bin op_order[5=>2]	0	1 ZERO
bin op_order[5=>1]	0	1 ZERO
bin op_order[5=>0]	3	1 Covered
bin op_order[4=>9]	0	1 ZERO
bin op_order[4=>6]	1	1 Covered
bin op_order[4=>5]	1	1 Covered
bin op_order[4=>4]	0	1 ZERO
bin op_order[4=>3]	0	1 ZERO
bin op_order[4=>2]	0	1 ZERO
bin op_order[4=>1]	0	1 ZERO
bin op_order[4=>0]	0	1 ZERO
bin op_order[3=>9]	1	1 Covered
bin op_order[3=>6]	1	1 Covered
bin op_order[3=>5]	1	1 Covered
bin op_order[3=>4]	0	1 ZERO
bin op_order[3=>3]	0	1 ZERO
bin op_order[3=>2]	0	1 ZERO
bin op_order[3=>1]	0	1 ZERO
bin op_order[3=>0]	0	1 ZERO
bin op_order[2=>9]	1	1 Covered
bin op_order[2=>6]	1	1 Covered
bin op_order[2=>5]	0	1 ZERO
bin op_order[2=>4]	0	1 ZERO
bin op_order[2=>3]	0	1 ZERO
bin op_order[2=>2]	0	1 ZERO
bin op_order[2=>1]	0	1 ZERO
bin op_order[2=>0]	0	1 ZERO
bin op_order[1=>9]	0	1 ZERO

0 1 ZERO

bin op_order[1=>6]

bin op_order[1=>5]	1	1 Covered
bin op_order[1=>4]	0	1 ZERO
bin op_order[1=>3]	0	1 ZERO
bin op_order[1=>2]	0	1 ZERO
bin op_order[1=>1]	2	1 Covered
bin op_order[1=>0]	0	1 ZERO
bin op_order[0=>9]	0	1 ZERO
		_
bin op_order[0=>6]	0	1 ZERO
bin op_order[0=>5]	3	1 Covered
bin op_order[0=>4]	0	1 ZERO
bin op_order[0=>3]	0	1 ZERO
bin op_order[0=>2]	0	1 ZERO
bin op_order[0=>1]	0	1 ZERO
bin op_order[0=>0]	0	1 ZERO
Covernaintens	100.00/	100 Covered
Coverpoint srcs	100.0%	100 Covered
covered/total bins:	100.0%	4
•		
covered/total bins:	4	4
covered/total bins: missing/total bins:	4	4
covered/total bins: missing/total bins: option.weight=1	4	4
covered/total bins: missing/total bins: option.weight=1 option.goal=100	4	4
covered/total bins: missing/total bins: option.weight=1 option.goal=100 option.comment=	4	4
covered/total bins: missing/total bins: option.weight=1 option.goal=100 option.comment= option.at_least=1	4	4
covered/total bins: missing/total bins: option.weight=1 option.goal=100 option.comment= option.at_least=1 option.auto_bin_max=64	4	4
covered/total bins: missing/total bins: option.weight=1 option.goal=100 option.comment= option.at_least=1 option.auto_bin_max=64 option.detect_overlap=0	12	4
covered/total bins: missing/total bins: option.weight=1 option.goal=100 option.comment= option.at_least=1 option.auto_bin_max=64 option.detect_overlap=0 bin sregs[0]	12	4 4 1 Covered
covered/total bins: missing/total bins: option.weight=1 option.goal=100 option.comment= option.at_least=1 option.auto_bin_max=64 option.detect_overlap=0 bin sregs[0] bin sregs[1]	12 7	4 4 1 Covered 1 Covered

covered/total bins:

missing/total bins:

option.weight=1

option.goal=100

option.comment=

option.at_least=1

option.auto_bin_max=64

option.detect_overlap=0

bin dregs[0] 8 1 Covered

bin dregs[1] 16 1 Covered

bin dregs[2] 13 1 Covered

bin dregs[3] 13 1 Covered