Joshua Monson ECEN 620 12/1/14 Assertions Lab

Assertions Lab Overview

The goal of this lab is to gain experience using assertions to debug a design. In this lab we were to add assertions to debug a simple FIFO design and then move those assertions into a bind file. The rest of this report demonstrates that I have completed this assignment and includes the following:

- 1. "debugged" fifo1.sv bug fixes have been annotated with comments.
- 2. Bindfile.sv and tb1.sv contains my assertions and demonstrates that it was properly instantiated.
- 3. Screen Shot of assertions Window (All Pass) demonstrates that I corrected the fifo design sufficiently to get all assertions to pass
- 4. Transcript (Working) demonstrates that my corrections to the fifo design caused the self-checking test bench to pass.
- 5. Screen Shot of non-working assertions demonstrating that my assertions fired and failed.

Debugged fifo.sv

```
output logic [7:0] dout,
                     full, empty,
  output logic
  input logic
                     write, read, clk, rst n,
  input logic [7:0] din);
  logic [7:0] fifomem [0:15];
 logic [3:0] wptr, rptr;
 logic [4:0] cnt; //Bug 3: Count Cannot Represent 1-16 and 0 (changed range
3:0 -> 4:0)
  always ff @(posedge clk or negedge rst n)
    if (!rst n) begin
      wptr <= '0;
      rptr <= '0; //Bug 1: rptr was not reset (Added this line)</pre>
      cnt <= '0;
      empty <= '1;</pre>
      full <= '0;
    end
    else
      case ({write, read})
        2'b00: ; // no fifo write or read
        2'b01: begin // fifo read
               if(cnt > 0) begin //Bug 2: Read Only Occurs when FIFO not
Empty (Added if statement)
                   full <= '0;
                   rptr <= rptr + 1;</pre>
                   cnt <= cnt - 1;
                   if (cnt==1) empty <= '1; //Bug 8: Empty should only be set</pre>
when reading the fifo with a count of 1
                 end
             end
        2'b10: begin // fifo write
                 empty <= '0;
                 if (cnt<16) begin //Bug 4: Write Should Only Occur when not</pre>
full removed ==
                   wptr <= wptr + 1;</pre>
                   cnt <= cnt + 1;
               if (cnt == 15) full <= '1; //Bug 7: Full Should be set when</pre>
writing the 16th fifo word
                 end
               end
        2'b11: // fifo write & read
                 if (full) begin
                   rptr <= rptr + 1;
                        <= cnt - 1;
                   cnt
               full <= '0; //Bug 5: Must Lower Full Signal</pre>
                 end
                 else if (empty) begin
                   wptr <= wptr + 1;
                        <= cnt + 1;
               empty <= '0; //Bug 6: Must Lower Empty Signal</pre>
                 end
                 else begin
                   wptr <= wptr + 1;
                   rptr <= rptr + 1;</pre>
                 end
      endcase
```

```
// FIFO synchronous memory write operation
always_ff @(posedge clk)
  if (write && ((cnt <16) || ((cnt==16) && read)))
    fifomem[wptr] <= din;

assign dout = fifomem[rptr];
endmodule</pre>
```

bindfile.sv

```
module bindfile (input clk, rst n,
            input full, empty, read, write,
            input [4:0] cnt,
                input [3:0] rptr, [3:0] wptr);
  `ifndef ASSERT MACROS
   `define ASSERT MACROS
   `define assert clk(arg, ck=clk) \
     assert property (@(posedge ck) disable iff (!rst n) arg)
   `define assert async rst(arg, ck=clk) \
     assert property (@(posedge ck) arg)
  `endif
   ERROR FIFO RESET SHOULD CAUSE EMPTY1 FULLO RPTRO WPTRO CNTO:
     `assert async rst(!rst n |-> (rptr==0 && wptr==0 && empty==1 && full==0
&& cnt==0));
   ERROR FIFO SHOULD BE FULL:
     `assert clk(cnt>15 |-> full);
   ERROR FIFO SHOULD NOT BE FULL:
     `assert clk(cnt<16 |-> !full);
   ERROR FIFO DID NOT GO FULL:
     `assert clk(cnt==15 && write && !read |-> ##1 full);
   ERROR FIFO SHOULD BE EMPTY:
     `assert clk(cnt==0 |-> empty);
   ERROR_FIFO_SHOULD_NOT_BE_EMPTY:
      assert clk(cnt>0 |-> !empty);
   ERROR FIFO DID NOT GO EMPTY:
      assert clk(cnt==1 && read && !write |-> ##1 empty);
   ERROR FIFO FULL WRITE CAUSED WPTR TO CHANGE:
     `assert clk((full && write && !read) |-> ##1 $stable(wptr));
   ERROR FIFO FULL WRITE CAUSED FULL FLAG TO CHANGE:
     `assert clk((full && write && !read) |-> ##1 $stable(full));
   ERROR FIFO EMPTY READ CAUSED EMPTY FLAG TO CHANGE:
     `assert clk((empty && read && !write) |-> ##1 $stable(empty));
   ERROR FIFO EMPTY READ CAUSED RPTR TO CHANGE:
     `assert clk((empty && read && !write) |-> ##1 $stable(rptr));
   ERROR FIFO WORD COUNTER IS NEGATIVE:
     `assert clk((cnt >=0));
   ERROR FIFO READWRITE ILLEGAL FIFO FULL OR EMPTY:
```

```
`assert_clk(read && write && !full && !empty |-> ##1 $stable(full) &&
$stable(empty));
endmodule // bindfile
```

tb1.sv

```
//-----
// This File: tb1.sv
//
// Copyright 2003-2014 Sunburst Design, Inc.
// Sunburst Design (Beaverton, OR):
   cliffc@sunburst-design.com
          www.sunburst-design.com
//
//-----
`timescale 1ns/1ns
module tb1;
 logic [7:0] dout;
 logic [7:0] din;
 logic empty, full;
 logic
          read, write;
 logic rst n;
 SIMUTIL T (.clk(clk));
 `ifdef FIFOGOOD
 fifogood1 u1 (.*);
 `elsif FIFOBAD
 fifobad1 u1 (.*);
  `else
 fifo1 u1 (.*);
  `endif
 bind fifol bindfile b1(.wptr(wptr), .rptr(rptr), .cnt(cnt), .*);
 initial begin // Stimulus
   initialize;
   fiforead;
   repeat (16) fifowrite (8'hAA);
   repeat ( 2) fifowriteread(8'hFF);
   repeat (16) fiforead;
   repeat ( 8) fifowrite (8'h99);
   repeat ( 5) fiforead;
   reset;
   repeat ( 8) fifowrite (8'h66);
   repeat ( 6) fifowrite (8'h55);
   repeat ( 9) fiforead;
   repeat (10) fifowrite (8'hFF);
   repeat ( 2) fifowriteread(8'hFF);
   repeat ( 4) fifowrite (8'hFF);
   repeat (17) fiforead;
 end
```

```
initial begin // Verification
  $timeformat(-9,0,"ns",10);
  T.STARTSIM;
  repeat( 2) fifoexpect(8'hxx,0,1);
  repeat(15) fifoexpect(8'hAA,0,0);
  repeat( 1) fifoexpect(8'hAA,1,0);
  repeat(15) fifoexpect(8'hAA,0,0);
  repeat( 1) fifoexpect(8'hFF,0,0);
  repeat( 2) fifoexpect(8'hxx,0,1);
  repeat(12) fifoexpect(8'h99,0,0);
  repeat( 2) fifoexpect(8'hxx,0,1);
  repeat(21) fifoexpect(8'h66,0,0);
  repeat(14) fifoexpect(8'h55,0,0);
  repeat( 4) fifoexpect(8'h55,1,0);
  repeat( 2) fifoexpect(8'h55,0,0);
  repeat(13) fifoexpect(8'hFF,0,0);
  repeat(30) fifoexpect(8'hxx,0,1);
  T.STOPSIM;
  T.FINISH;
end
task initialize;
  rst n <= 0;
  din <= 8'hff;
 write <= 0;
  read <= 0;
  @(posedge clk);
  @(negedge clk) rst n = 1;
endtask
task reset;
  @(negedge clk) rst n = 0;
  @(negedge clk) rst n = 1;
endtask
task cycle delay;
  input [31:0] dlycnt;
  repeat (dlycnt) @(negedge clk);
endtask
task fifowrite;
  input [7:0] wdata;
  @(negedge clk) write = 1;
  din = wdata;
  @(negedge clk) write = 0;
endtask
task fiforead;
  @(negedge clk) read = 1;
  @(negedge clk) read = 0;
endtask
task fifowriteread;
  input [7:0] wdata;
  @(negedge clk) write = 1;
                 read = 1;
  din = wdata;
```

```
@(negedge clk) write = 0;
                  read = 0;
  endtask
  task fifoexpect;
    input [7:0] exdata;
              exfull, exempty;
   repeat (2) @(posedge clk); #(`CYCLE-1);
   if ((full === exfull) && (empty === exempty) && (dout === exdata))
     T.PASS;
    `ifndef BUG
   else if ((full === exfull) && (empty === exempty) && (empty === 1'b1)) //
     T.PASS;
                                                    // Correction
    `endif
    else begin
      T.ERROR;
      $display("%t: FIFO: data=%h full=%b empty=%b", $time, dout, full,
empty);
     $display("
                            EXPECTED: data=%h full=%b empty=%b\n\n",
exdata, exfull, exempty);
   end
  endtask
  `ifdef VCD
  initial begin
   $dumpfile("dump.svcd");
   $dumpvars;
  end
  `endif
endmodule
```

Screen-Shot of Assertions Window (Assertions Passing)

Assertions ====================================					
▼ Name	Assertion Type	Languag	e Enable	Failure Count Pas	s Count
	. Concurrent	SVA	on	0	2
→ _ /tb1/u1/b1/ERROR_FIFO_SHOULD_BE_FULL	Concurrent	SVA	on	0	10
I → /tb1/u1/b1/ERROR_FIFO_SHOULD_NOT_BE_FULL	Concurrent	SVA	on	0	248
→ /tb1/u1/b1/ERROR_FIFO_DID_NOT_GO_FULL	Concurrent	SVA	on	0	2
I → /tb1/u1/b1/ERROR_FIFO_SHOULD_BE_EMPTY	Concurrent	SVA	on	0/	61
1 Image: Itb1/u1/b1/ERROR_FIFO_SHOULD_NOT_BE_EMPTY	Concurrent	SVA	on	0 _{M2}	197
I → /tb1/u1/b1/ERROR_FIFO_DID_NOT_GO_EMPTY	Concurrent	SVA	on	0	2
I → / /tb1/u1/b1/ERROR_FIFO_FULL_WRITE_CAUSED_WPTR_TO_CHANGE	Concurrent	SVA	on	0	3
I → /tb1/u1/b1/ERROR_FIFO_FULL_WRITE_CAUSED_FULL_FLAG_TO_CHANGE	Concurrent	SVA	on	0	3
I → 1/2 /tb1/u1/b1/ERROR_FIFO_EMPTY_READ_CAUSED_EMPTY_FLAG_TO_CHANGE	Concurrent	SVA	on	0	3
Image: http://u1/b1/error_fifo_empty_read_caused_rptr_to_change	Concurrent	SVA	on	0	3
Image: http://wi/bi/error_fifo_word_counter_is_negative	Concurrent	SVA	on	0	258
I Julius IIII Julius III Julius IIII Julius III Julius IIII Juliu	Concurrent	SVA	on	0	3

Transcript of Testbench Passing

```
// Questa Sim-64
#// Version 10.1c linux x86 64 Jul 27 2012
# //
#// Copyright 1991-2012 Mentor Graphics Corporation
# // All Rights Reserved.
# //
# // THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# // WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# // LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim -assertdebug -do {view wave;do wave.do; run 26000 ns} -novopt tb1
# Refreshing
/net/fpga1/users/joshuas2/ECEn620/Assignments/AssertionsLab/work.tb1
# Loading sv std.std
# Loading work.tb1
# Refreshing
/net/fpga1/users/joshuas2/ECEn620/Assignments/AssertionsLab/work.SIMUTIL
# Loading work.SIMUTIL
# Refreshing
/net/fpga1/users/joshuas2/ECEn620/Assignments/AssertionsLab/work.fifo1
# Loading work.fifo1
# Refreshing
/net/fpga1/users/joshuas2/ECEn620/Assignments/AssertionsLab/work.bindfile
# Loading work.bindfile
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# do wave.do
# run 26000 ns
run 1000 ns
#
#
   TEST PASSED - test #1: 134 vectors - 134 passed
#
#
```

```
# //------
# // SIMUTIL Inform: Ran simulation with TYPICAL delays
# //------
#
#
#
# ***TEST SUITE PASSED - 1 test - 1 passed
# ** Note: Data structure takes 30525440 bytes of memory
# Process time 0.00 seconds
# $finish : simutil.v(236)
# Time: 26900 ns Iteration: 1 Instance: /tb1
# 1
# Break in Task FINISH at simutil.v line 236
```

Screen-Shot of Assertions Window (Assertions Failing)

Assertions ====================================		=;;;;;			
▼ Name	Assertion Type	Language	Enable	Failure Count	Pass Count
Image: http://wi/bi/error_fifo_reset_should_cause_empty1_full0_rptr0_wptr0_cnt.	. Concurrent	SVA	on	2	0
□ / /tb1/u1/b1/ERROR_FIFO_SHOULD_BE_FULL	Concurrent	SVA	on	117	24
→ /tb1/u1/b1/ERROR_FIFO_SHOULD_NOT_BE_FULL	Concurrent	SVA	on	0	117
→ /tb1/u1/b1/ERROR_FIFO_DID_NOT_GO_FULL	Concurrent	SVA	on	0	2
→ /tb1/u1/b1/ERROR_FIFO_SHOULD_BE_EMPTY	Concurrent	SVA	on	0	6
I → Atb1/u1/b1/ERROR_FIFO_SHOULD_NOT_BE_EMPTY	Concurrent	SVA	on	51	201
→ /tb1/u1/b1/ERROR_FIFO_DID_NOT_GO_EMPTY	Concurrent	SVA	on	0	1
→ \(\frac{1}{4} \) /tb1/\(u1/b1/ERROR_FIFO_FULL_WRITE_CAUSED_WPTR_TO_CHANGE \)	Concurrent	SVA	on	0	10
→ /tb1/u1/b1/ERROR_FIFO_FULL_WRITE_CAUSED_FULL_FLAG_TO_CHANGE	Concurrent	SVA	on	0	10
→ /tb1/u1/b1/ERROR_FIFO_EMPTY_READ_CAUSED_EMPTY_FLAG_TO_CHANGE → / tb1/u1/b1/ERROR_FIFO_EMPTY_READ_CAUSED_EMPTY_FLAG_TO_CHANGE → / tb1/u1/b1/ERROR_FIFO_EMPTY_FRAG_TO_CAUSED_EMPTY_FLAG_TO_CHANGE → / tb1/u1/b1/ERROR_FIFO_EMPTY_FRAG_TO_CAUSED_EMPTY_FRAG	Concurrent	SVA	on	0	2
→ /tb1/u1/b1/ERROR_FIFO_EMPTY_READ_CAUSED_RPTR_TO_CHANGE	Concurrent	SVA	on	0	2
→ /tb1/u1/b1/ERROR_FIFO_WORD_COUNTER_IS_NEGATIVE	Concurrent	SVA	on	0	258
/b1/u1/b1/ERROR_FIFO_READWRITE_ILLEGAL_FIFO_FULL_OR_EMPTY	Concurrent	SVA	on	0	4