
# **Assignment 2.2**

### **Test Bench Code**

```
`default nettype none
`timescale 1ns/100ps
module testbench ();
  logic clk;
  logic write;
  logic read;
 logic [7:0] data in;
 logic [15:0] address;
 logic [8:0] data out;
  int error counter;
  typedef struct {
   shortint address;
   byte data to write;
   byte expected read;
   byte actual read;
  } rd wr transaction;
  rd_wr_transaction RdWrArray[];
  shortint addr;
 byte data;
  initial begin
   clk = 0;
   error counter = 0;
   read = 0;
   RdWrArray = new[6];
    foreach(RdWrArray[i]) begin
     addr = $random;
      data = $random;
      RdWrArray[i].address = addr;
      RdWrArray[i].data to write = data;
      RdWrArray[i].expected read = {^data, data};
    end
    foreach(RdWrArray[i]) begin
     write to memory(RdWrArray[i].address, RdWrArray[i].data to write);
    end
    //Randomize the Ordering for the reads.
    RdWrArray.shuffle();
    foreach(RdWrArray[i]) begin
      @(negedge clk)
      read = 1;
```

```
address = RdWrArray[i].address;
      @(posedge clk)
      #1
      RdWrArray[i].actual read = data out;
      if(RdWrArray[i].expected read != RdWrArray[i].actual read) begin
        $display("Found Error: %03X %03X", RdWrArray[i].expected read,
RdWrArray[i].actual read);
        error counter = error counter + 1;
      end
    end
   $display("Print Read Values");
   foreach(RdWrArray[i]) begin
    $display("\t%03X", RdWrArray[i].actual read);
   end
   $display("Error Count: %d", error counter);
  end
  task write to memory (input shortint addr, byte data);
    write = \overline{1};
    data in = data;
    address = addr;
    @(posedge clk);
    write = 0;
    @(negedge clk);
  endtask;
  always begin
    #5 clk = \simclk;
  end
 my mem mem (clk,
           write,
           read,
           data in,
           address,
           data out);
endmodule
```

#### Screen Shot of Waveform



#### **Working Transcript Window**

#### do testbench.do

#### # vsim -novopt testbench

# Refreshing /net/fpga1/users/joshuas2/ECEn620/Assignments/Assignment2.1/work.testbench

# Loading sv\_std.std

# Loading work.testbench

# Refreshing /net/fpga1/users/joshuas2/ECEn620/Assignments/Assignment2.1/work.my\_mem

# Loading work.my mem

### # Print Read Values

- # 063
- # 08d
- # 081
- # 03d
- # 00d
- # 012

### # Error Count: 0

## **Non-Working Transcript Window**

```
# vsim -novopt testbench
```

# Refreshing /net/fpga1/users/joshuas2/ECEn620/Assignments/Assignment2.1/work.testbench

- # Loading sv\_std.std
- # Loading work.testbench
- # Refreshing /net/fpga1/users/joshuas2/ECEn620/Assignments/Assignment2.1/work.my\_mem
- # Loading work.my\_mem
- # Found Error: Expected: 063 Actual: 000
- # Found Error: Expected: 08d Actual: 000
- # Found Error: Expected: 081 Actual: 000
- # Found Error: Expected: 03d Actual: 000
- # Found Error: Expected: 00d Actual: 000
- # Found Error: Expected: 012 Actual: 000

## # Print Read Values

- # 000
- # 000
- # 000
- # 000
- # 000
- # 000
- # Error Count: 6

## **Assignment 2.3**

## **Test Plan**

Each Register Should:

- 1. Register should reset to the specified value.
- 2. Register writes should have no side effects (only the addressed register should be updated).
- 3. Register reads should only return the value of the addressed register and have no side effects.
- 4. Each bit in a register should set/reset.

Each of the follow tests were performed on each register. Resets tests occurred initially and after each individual register test.

#### **Reset Test:**

- 1. Reset the circuit.
- 2. Read and check that all registers have reset to the correct value.

#### **Inverse Reset Test:**

- 1. Write the inverse of the expected reset value to the register.
- 2. Reset the circuit
- 3. Read the Register and check for the proper reset value.

# **Write Register Test:**

- 1. Write a value to the target register.
- 2. Perform a read to the same register
- 3. Check if the value read is equal to the value written.

# Signal Bit high (or low) Left Rotation Test:

- 1. Initialize a 16-bit value with a single bit high (or low), (e.g. 0x8000)
- 2. Rotate the 16-bit value to the left.
- 3. Perform "Write Register Test"
- 4. Repeat Steps 2, 3 until all bits in register have been written.

## **Bug Report**

Bug #1: Bit 0 of "analog test" does not reset to '1' **Test:** Reset Register Test **Observed:** Bit 0 did not reset properly (0xABCC) Bug #2: Bit 15 of "adc0\_reg" stuck at '1' **Test:** Single Bit Low Left Rotation Test **Observed:** Bit 15 did not change to 0 Bug #3: Upper and Lower bytes of "adc1 reg" Swapped **Test:** Single Bit Low Left Rotation Test **Observed:** Lower Byte is appears as upper byte # Test that each bit can be Reset # Testing bit # Error: Register: "adc1 reg" Expected: fffe Actual: feff # Testing bit # Error: Register: "adc1\_reg" Expected: ffef Actual: efff # Testing bit # Error: Register: "adc1\_reg" Expected: feff Actual: fffe # Testing bit 12 # Error: Register: "adc1\_reg" Expected: efff Actual: ffef Bug #4: "temp sensor0" shifted left by one bit **Test:** Single Bit High Left Rotation Test (also manifests on Low Rot. Test) **Observed:** Register shifted to left by one in all cases. # Error: Register: "temp\_sensor0\_reg" Expected: 0001 Actual: 0002 # Error: Register: "temp sensor0 reg" Expected: 0002 Actual: 0004 # Error: Register: "temp\_sensor0\_reg" Expected: 0004 Actual: 0008 # Error: Register: "temp\_sensor0\_reg" Expected: 0008 Actual: 0010 # Error: Register: "temp sensor0 reg" Expected: 0010 Actual: 0020 Bug #5: "temp sensor1" will not reset after it has been written

**Test:** Inverse Reset Test

Expected: 0x0000

**Observed:** 0xFFFF, (Note: Passed High and Low Rotation Tests; shows problem is only in reset)

Bug #6: Writes to "digital\_test" update "amp\_gain"

Tests: Reset Test then low and high rotation tests

**Observed:** Reset test passed; during rotation tests "digital gain" always read zero, while "amp\_gain" always updated to expected value.

Bug #7: Writes to "amp\_gain" update "digital\_test"

**Tests:** Reset Test then low and high rotation tests

**Observed:** Reset test passed; during rotation tests "amp\_gain" always read zero, while "digital\_test" always updated to expected value.

Bug #8: "digital\_config" bit 15 stuck at 0

**Tests:** Single Bit High and Low Rotation Tests

**Observed:** Single Bit High Rotation tests passed while signle bit low rotation tests failed with bit 15 always 0

## **Test Bench Code**

```
`default nettype none
`timescale 1ns/100ps
module testbench ();
  logic clk;
     logic reset;
     logic write;
     logic [15:0] data in;
      logic [2:0] address;
      logic [15:0] data out;
  typedef enum { READ REG, WRITE REG, RESET REG FILE } Action;
  int error counter;
 byte regFileResetCntDown;
  int i, j;
  //bit [15:0] val;
  typedef struct {
   string regname;
   logic [15:0] reg_value;
   logic [15:0] reset value;
   int bugs found;
  } register;
  register regmodel[8];
  initial begin
```

```
clk = 0;
    error counter = 0;
    initRegModel(3'd0, "adc0_reg", 16'hffff);
   initRegModel(3'd1, "adc1_reg");
initRegModel(3'd2, "temp_sensor0_reg");
   initRegModel(3'd3, "temp_sensor1_reg");
    initRegModel(3'd4, "analog test", 16'hABCD);
    initRegModel(3'd5, "digital test");
    initRegModel(3'd6, "amp gain");
    initRegModel(3'd7, "digital config", 16'h1);
    $display("Testing inital Reset!");
    reset regfile();
    check all registers();
    for(i = 0; i < 8; i = i + 1) begin
      test register(i);
    end
    foreach(regmodel[i]) begin
      $display("Register: %s Bugs Found: %d", regmodel[i].regname,
regmodel[i].bugs found);
    end
    $display("Error Count: %d", error_counter);
 end
 task automatic test register(int addr);
    logic [15:0] val = 16'h7fff;
    int i;
    $display("****Testing %s @ %d*****\n\n", regmodel[addr].regname, $time);
    $display("Test that each bit can be Reset");
    val = 16'h7fff;
    for(i = 0; i < 16; i = i + 1) begin
      $display("Testing bit %d", i);
     val = rotate left(val);
     write register (addr, val);
      //Check that all registers have correct value
      check all registers();
    end
    $display("Test that each bit can be set");
    val = 16'h8000;
    for(i = 0; i<16; i=i+1) begin</pre>
      $display("Testing bit %d", i);
      val = rotate left(val);
      write register(addr, val);
      //Check that all registers have correct value
      check all registers();
    end
    //Write to Inverse of Reset Value
```

```
$display("Testing Inverse Reset");
    write register(addr, ~(regmodel[addr].reset value));
    reset regfile();
    check_all registers();
  endtask:
  function automatic logic[15:0] rotate left(logic [15:0] sig);
   logic [15:0] tmp;
   tmp = {sig[14:0], sig[15]};
    return tmp;
  endfunction
  task automatic initRegModel(logic [2:0] i, string name, logic [15:0]
reset val = 16'd0);
      //$display("in init regmodel");
      regmodel[i].regname = name;
      regmodel[i].reset value = reset val;
      regmodel[i].bugs found = 0;
  endtask;
  task automatic rstRegModel();
    foreach ( regmodel[i] ) begin
      regmodel[i].reg value = regmodel[i].reset value;
    end
  endtask;
  task automatic reset regfile();
    @(negedge clk)
    reset = 1;
    rstRegModel();
    @(negedge clk)
    reset = 0;
  endtask;
  task automatic write register(input bit [2:0] addr, input logic [15:0]
data);
   @(negedge clk);
    write = 1;
    data in = data;
    address = addr;
    regmodel[addr].reg value = data;
    @(negedge clk);
    write = 0;
  endtask;
  task automatic check all registers();
    for (int i=0; i<8; i = i+1) begin
      read register(i);
    end
  endtask;
  task automatic read register(input bit [2:0] addr);
    @(negedge clk)
```

```
address = addr;
    @(negedge clk)
    check register(addr, data out);
  endtask;
  task automatic check register(logic [2:0] addr, logic [15:0] val);
    if(!(regmodel[addr].reg value == val)) begin
      $display("Error: Register: \"%s\" Expected: %04x Actual: %04x\n",
regmodel[addr].regname, regmodel[addr].reg value, val);
      regmodel[addr].bugs found = regmodel[addr].bugs found + 1;
      error_counter = error_counter + 1;
      regmodel[addr].reg value = val;
    end
  endtask;
  always begin
   #5 clk = ~clk;
  end
  config reg conf( clk, reset, write, data in, address, data out);
endmodule
```