Joshua Monson Assignment 3 9/30/14

my_mem code:

```
`default nettype none
 module my mem(clk,
            write,
            read,
            data in,
            address,
            data_out);
input logic clk;
input logic write;
input logic read;
input logic [7:0] data in;
input logic [15:0] address;
output logic [8:0] data out;
//This Function Calculates Even Parity
function automatic logic ev parity(logic [7:0] din);
  return (^din);
endfunction
   // Declare a 9-bit associative array using the logic data type
   logic [8:0] mem array[shortint];
   always @(posedge clk) begin
      if (write)
        mem array[address] = {ev parity(data in), data in};
      else if (read)
        data out = mem array[address];
   end
```

testbench code:

endmodule

```
`default_nettype none
`timescale 1ns/100ps
module testbench ();


logic clk;
logic write;
logic read;
logic [7:0] data_in;
logic [15:0] address;
logic [8:0] data_out;

shortint address_array[];
byte data_to_write_array[];
bit [8:0] data_read_expect_assoc[shortint];
int error counter;
```

```
bit [8:0] data read queue[$];
 // Read Write Checker //
 function automatic logic ReadWriteChecker(logic rd, logic wr);
   if(rd == 1 && wr == 1) begin
     $display("Error@%d: Read and Write asserted at the same time\n",
$time);
    error counter++;
   end
 endfunction
 //Test Read Write Checker//
 always comb begin
   ReadWriteChecker(read, write);
 end
 // Test Bench Code
 initial begin
   clk = 0;
   error_counter = 0;
   read = 0;
   address array = new[6];
   data to write array = new[6];
   //Test Checker
   @(negedge clk);
   read = 1;
   write = 1;
   @(negedge clk);
   read = 0;
   write = 0;
   //Do While Loop//
   do
   begin
    $display("Waiting...");
     #10ns;
    end
   while ($time < 60 );
   foreach(address array[i]) begin
     address array[i] = $random;
     data to write array[i] = $random;
     data read expect assoc[address array[i]] = {^data to write array[i],
data to write array[i]};
   end
   foreach(address array[i]) begin
     write to memory(address array[i], data to write array[i]);
```

```
end
    address array.reverse();
    foreach(address array[i]) begin
      @(negedge clk)
      read = 1;
      address = address array[i];
      @(posedge clk)
      data read queue.push back(data out);
      if(data read expect assoc[address] != data out) begin
        $display("Found Error: %03X %03X", data read expect assoc[address],
data_out);
        error_counter = error_counter + 1;
      end
    end
   $display("Print Read Values");
   foreach(data read queue[i]) begin
    $display("\t%03X", data read queue[i]);
   end
   $display("Error Count: %d", error_counter);
  end
  task write to memory(input shortint addr, byte data);
    write = 1;
    data in = data;
    address = addr;
    @(posedge clk);
    write = 0;
    @(negedge clk);
  endtask;
  always begin
    #5 clk = \simclk;
  end
  my mem mem (clk,
           write,
           read,
           data in,
           address,
           data out);
endmodule
```

Waveform:



Transcripts:

Error Free:

vsim -novopt testbench

Refreshing

/net/fpga1/users/joshuas2/ECEn620/Assignments/Assignment3/work.t estbench

- # Loading sv_std.std
- # Loading work.testbench
- # Refreshing

/net/fpga1/users/joshuas2/ECEn620/Assignments/Assignment3/work.

my_mem

Loading work.my_mem

- # Waiting...
- # Print Read Values

```
13d
#
     10d
#
     012
#
     08d
#
     063
#
     081
#
# Error Count:
                   0
Read = 1 Write =1 Error
# Refreshing
/net/fpga1/users/joshuas2/ECEn620/Assignments/Assignment3/work.t
estbench
# Loading sv std.std
# Loading work.testbench
# Refreshing
/net/fpga1/users/joshuas2/ECEn620/Assignments/Assignment3/work.
my mem
# Loading work.my mem
# Error@
                  10: Read and Write asserted at the same time
#
# Waiting...
# Waiting...
# Waiting...
# Waiting...
# Print Read Values
     13d
#
     10d
#
     012
#
#
     08d
```

063 # 081 # # Error Count: 1 **Data Read Error** # vsim -novopt testbench # Refreshing /net/fpga1/users/joshuas2/ECEn620/Assignments/Assignment3/work.t estbench # Loading sv std.std # Loading work.testbench # Refreshing /net/fpga1/users/joshuas2/ECEn620/Assignments/Assignment3/work. my_mem # Loading work.my mem # Waiting... # Waiting... # Waiting... # Waiting... # Waiting... # Waiting... # Found Error: 13d 000 # Found Error: 10d 000 # Found Error: 012 000 # Found Error: 08d 000 # Found Error: 063 000 # Found Error: 081 000

Print Read Values

000

000

000

000

000

000

Error Count: 6