



Uses Xilinx Kintex XC7K160T-2FFG676



Title		
SMART NETWORK ADC PROCESSOR (SNAP) BOARD		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Monday, November 25, 2013	Sheet 1 of 27


Note 1: Components associated with ADC inputs IP1 and IP3 are on the top side of the board.  
Components associated with IP2 **adn** IP4 are on the bottom side of the board.



rev 2013-11-14: update to 5/28/2013 Berkeley version:  
change xformer type and AC coupled xformer.  
Also update to preferred values for input terminations  
rev 2013-10-23: Add to/from notes for I/O.  
Change name and symbol for power  
rev 2013-10-27: Show ADC data outputs as bus to simplify high level view.  
Eliminate 0.1 uF cap on CLK\_IN\_P/N

Title		
ADC		
Size B	Document Number <Doc>	Rev A
Date:	Monday, November 25, 2013	Sheet 2 of 27


Note 1: Components associated with ADC inputs IP1 and IP3 are on the top side of the board.  
Components associated with IP2 **adn** IP4 are on the bottom side of the board.



rev 2013-11-14: update to 5/28/2013 Berkeley version:  
change xformer type and AC coupled xformer.  
Also update to preferred values for input terminations  
rev 2013-10-23: Add to/from notes for I/O.  
Change name and symbol for power  
rev 2013-10-27: Show ADC data outputs as bus to simplify high level view.  
Eliminate 0.1 uF cap on CLK\_IN\_P/N




Title		
ADC		
Size B	Document Number <Doc>	Rev A
Date:	Monday, November 25, 2013	Sheet 3 of 27

Note 1: Components associated with ADC inputs IP1 and IP3 are on the top side of the board.  
Components associated with IP2 **adn** IP4 are on the bottom side of the board.





rev 2013-11-14: update to 5/28/2013 Berkeley version:  
change xformer type and AC coupled xformer.  
Also update to preferred values for input terminations  
rev 2013-10-23: Add to/from notes for I/O.  
Change name and symbol for power  
rev 2013-10-27: Show ADC data outputs as bus to simplify high level view.  
Eliminate 0.1 uF cap on CLK\_IN\_P/N

Title		
ADC		
Size	Document Number	Rev
B	<Doc>	A
Date:	Monday, November 25, 2013	Sheet 4 of 27






See KC705 sheet 46 Linear Power Supplies









Made by Rich Lacasse for the ADC voltages

Title		
Analog Regulators		
Size B	Document Number <Doc>	Rev -
Date:	Monday, November 25, 2013	Sheet 5 of 27





VCCAUX\_IO should be connected to VCCAUX in all cases except when needing to run at the highest DDR3 line rates when it should be connected to 2.0V.



See Kintex-7 FPGA Data Sheet : DC and AC Switching Characteristics

This has the sequence for powering up the supplies.

The recommended power-on sequence is VCCINT, VCCBRAM, VCCAUX, VCCAUX\_IO, and VCCO to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on. The recommended power-off sequence is the reverse of the poweron sequence. If VCCINT and VCCBRAM have the same recommended voltage levels then both can be powered by the same supply and ramped simultaneously. If VCCAUX, VCCAUX\_IO, and VCCO have the same recommended voltage levels then they can be powered by the same supply and ramped simultaneously.


The recommended GTX transceiver power-on sequence is VCCINT, VMGTAVCC, VMGTAVTT or VMGTAVCC, VCCINT, VMGTAVTT to achieve minimum current draw. There is no recommended sequencing for VMGTAVCCAUX. Both VMGTAVCC and VCCINT can be ramped up simultaneously. The recommended power-off sequence is the reverse of the power-on sequence to achieve minimum current draw.

Title			DIGITAL POWER SUPPLIES	
Size	Document Number			Rev
C	<Doc>			<RevCode>
Date:	Monday, November 25, 2013	Sheet	7	of 27





SRCC are single region clocks  
MRCC are multi region clocks

See UG471 Series\_Select IO for info on  
SERDES clocking.




See Sheet 8 of KC705  
Gets VCC0 from VCC01V8




Title		
AD CONVERTERS		
Size B	Document Number <Doc>	Rev <RevCode>
Date:	Monday, November 25, 2013	Sheet 8 of 27







SiT9102AC-431N25E100.00000  
100 MHz 2.5V 20ppm  
Mouser Part # 788-9102AC431N25E100




SiT9120AI-2D3-33E156.250000T  
156.25 MHz 3.3V 50ppm  
Mouser Part # 788-9120AID333E1562


Note these oscillators are different footprints, voltages, and outputs.





See Sheet 7 of KC705  
Gets VCC0 from VCC1V5\_FPGA




See Sheet 29 of KC705 for switches



Change Levels from  
1.5 to 3.3




See Sheet 29 of the KC705 Schematic




Green LED Digikey 67-1549-1-ND


Title		
CLOCKS & LEDS		
Size	Document Number	Rev
B	<Doc>	<RevCode>
Date:	Monday, November 25, 2013	Sheet 9 of 27












Title		
SFP+ Connector and Cage		
Size	Document Number	Rev
B	<Doc>	<RevCode>
Date:	Monday, November 25, 2013	Sheet 12 of 27




See Sheet 5 of KC705  
Gets VCCO from VADJ\_FPGA




See Sheet 4 of KC705  
Gets VCCO from VADJ\_FPGA



See Sheet 3 of KC705  
Gets VCCO from VADJ\_FPGA



Title		
ZDOK CONNECTOR		
Size B	Document Number <Doc>	Rev <RevCode>
Date:	Monday, November 25, 2013	Sheet 13 of 27





KC705 Sheet 37  
Digikey 296-23167-ND in stock

Voltage out proportional to current delivered.  
 $I = (V - 0.6) / 0.1$   
10A gives 1.6V


Title		
<Title>		
Size	Document Number	Rev
B	<Doc>	<RevCode>
Date:	Monday, November 25, 2013	Sheet 14 of 27










Title		
<Title>		
Size	Document Number	Rev
B	<Doc>	<RevCode>
Date:	Monday, November 25, 2013	Sheet 16 of 27





Title			<Title>			
Size	Document Number				Rev	<RevCode>
B	<Doc>					
Date:	Monday, November 25, 2013			Sheet	18	of 27





Dual 10 Amp Outputs  
0.7 TO 3.6 VOUT  
KC705 Sheet 38  
Digikey  
PTD08D210WACT-ND  
not in stock

$I = (V - 0.3) / 0.2$  I from 3 A to 10 A  
10A gives 2.3V


Title <Title>		
Size B	Document Number <Doc>	Rev <RevCode>
Date:	Monday, November 25, 2013	Sheet 20 of 27 1












Title		
FPGA QSPI		
Size	Document Number	Rev
B	<Doc>	<RevCode>
Date:	Monday, November 25, 2013	Sheet 24 of 27





Title		
SFP CONNECTOR		
Size B	Document Number <Doc>	Rev <RevCode>
Date:	Monday, November 25, 2013	Sheet 26 of 27



