



INFINEAND_COI INFINEAND_COI INFINEAND_COI INFINEAND_COI INFINEAND_COI INFINEAND_COI INFINEAND_COI	CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CON_0_RX_M_INFINIBAND_CON_ CON_0_RX_M_INFINIBAND_CON_ CON_0_RX_M_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CON_0_RX_P_INFINIBAND_CON_ CON_0_RX_P_INFINIBAND_CON_ CON_0_RX_P_INFINIBAND_CON_ INFINIBAND_CON_ CON_0_RX_P_INFINIBAND_CON_ INFINIBAND_CON_FONE_0 BYPASS_CAP_25_MGT GYORN BYPASS_CAP_25_MGT GYORN BYPASS_CAP_25_MGT GYORN BYPASS_CAP_25_MGT GYORN BYPASS_CAP_15_FI GYORN BYPASS_CAP_25_MGT GYORN BYPASS_CAP_25_MGT GYORN BYPASS_CAP_25_MGT GYORN BYPASS_CAP_25_MGT GYORN BYPASS_CAP_25_MGT GYORN BYPASS_CAP_15_FI GYORN BYPASS_CAP_25_MGT GYORN GY	D. R.X. M. INFINIBAND. D. R.X. M. TS. 2 "cor" INFINIBAND. D. R.X. M. TS. 1 "D. R.X. M. INFINIBAND. D. R.X. M. TS. 1 "D. R.X. M. INFINIBAND. D. R.X. M. TS. 0 R.X. M. INFINIBAND. D. R.X. M. TS. 0 R.X. M. INFINIBAND. D. R.X. M. TS. 0 R.X. P. INFINIBAND. D. R.X. P. TS. 3 "Cor" INFINIBAND. D. R.X. P. TS. 2 "Cor" INFINIBAND. D. R.X. P. TS. 2 "Cor" INFINIBAND. D. R.X. P. TS. 1 "Cor" INFINIBAND. D. R.X. P. TS. 1 "Cor" INFINIBAND. D. R.X. P. TS. 0 R.X. P. INFINIBAND. D. R.X. P. TS. 0 "Cor" INFINIBAND. D. R.X. P. TS. 0 "Cor" INFINIBAND. D. R.X. P. TS. 0 "Cor" "RIPINBAND. D.X. R.X. R.X. R.X. R.X. R.X. R.X. R.	PHY_BYPASS_VCCIO_3_2 VCC0_ENET	BYPASS_CAP_25_FPGA_VCCO_HSPEED_47NF_15 BYPASS_CAP_25_FPGA_VCCO_HSPEED_47NF_14 VC2_5	BYPASS_CAP_BK01_FPGA_VCCO_HSPEED_470NF_5 VCCO_BANNOT	BYPASS_CAP_BK01_FPGA_VCCO_BULK_4UF7_2 BYPASS_CAP_BK01_FPGA_VCCO_BULK_4UF7_1 VCCO_BANG1		
INFINEAND_COI INFINEAND_COI INFINEAND_COI INFINEAND_COI INFINEAND_COI INFINEAND_COI INFINEAND_COI	CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CON_0_RX_M_INFINIBAND_CON_ CON_0_RX_M_INFINIBAND_CON_ CON_0_RX_M_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CON_0_RX_P_INFINIBAND_CON_ CON_0_RX_P_INFINIBAND_CON_ CON_0_RX_P_INFINIBAND_CON_ INFINIBAND_CON_ CON_0_RX_P_INFINIBAND_CON_ INFINIBAND_CON_FONE_0 BYPASS_CAP_25_MGT GYORN BYPASS_CAP_25_MGT GYORN BYPASS_CAP_25_MGT GYORN BYPASS_CAP_25_MGT GYORN BYPASS_CAP_15_FI GYORN BYPASS_CAP_25_MGT GYORN BYPASS_CAP_25_MGT GYORN BYPASS_CAP_25_MGT GYORN BYPASS_CAP_25_MGT GYORN BYPASS_CAP_25_MGT GYORN BYPASS_CAP_15_FI GYORN BYPASS_CAP_25_MGT GYORN GY	0. RX. M. INFINIBAND 0. RX. M. TS 3 "cu" INFINIBAND 0. RX. M. TS 3 "Cu" INFINIBAND 0. RX. M. TS 2 "NPINBAND 0. RX. M. TS 1 "D. RX. M. INFINIBAND 0. RX. M. TS 1 "Cu" INFINIBAND 0. RX. M. TS 1 "Cu" INFINIBAND 0. RX. M. TS 0 "RX. M. INFINIBAND 0. RX. M. TS 0 "RX. M. INFINIBAND 0. RX. P. TS 3 "RINIBAND 0. RX. P. TS 3 "RINIBAND 0. RX. P. TS 2 "Cu" INFINIBAND 0. RX. P. TS 1 "Cu" "RINIBAND 0. RX. P. TS 1 "Cu" "RINIBAND 0. RX. P. TS 0 "Cu"	PHY_BYPASS_VCCIO_3_1	BYPASS_CAP_25_FPGA_VCCO_HSPEED_47NF_11 WC2_5	BYPASS_CAP_BK01_FPGA_VCCO_HSPEED_470NF_4 VCO0_BW001	BYPASS_CAP_BK01_FPGA_VCCO_BULK_4UF7_1 VCO_BAV891		
INFINEAND_COI INFINEAND_COI INFINEAND_COI INFINEAND_COI INFINEAND_COI INFINEAND_COI INFINEAND_COI	CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CON_0_RX_M_INFINIBAND_CON_ CON_0_RX_M_INFINIBAND_CON_ CON_0_RX_M_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CON_0_RX_P_INFINIBAND_CON_ CON_0_RX_P_INFINIBAND_CON_ CON_0_RX_P_INFINIBAND_CON_ INFINIBAND_CON_ CON_0_RX_P_INFINIBAND_CON_ INFINIBAND_CON_FONE_0 BYPASS_CAP_25_MGT GYORN BYPASS_CAP_25_MGT GYORN BYPASS_CAP_25_MGT GYORN BYPASS_CAP_25_MGT GYORN BYPASS_CAP_15_FI GYORN BYPASS_CAP_25_MGT GYORN BYPASS_CAP_25_MGT GYORN BYPASS_CAP_25_MGT GYORN BYPASS_CAP_25_MGT GYORN BYPASS_CAP_25_MGT GYORN BYPASS_CAP_15_FI GYORN BYPASS_CAP_25_MGT GYORN GY	0. RX. M. INFINIBAND 0. RX. M. TS 3 "cu" INFINIBAND 0. RX. M. TS 3 "Cu" INFINIBAND 0. RX. M. TS 2 "NPINBAND 0. RX. M. TS 1 "D. RX. M. INFINIBAND 0. RX. M. TS 1 "Cu" INFINIBAND 0. RX. M. TS 1 "Cu" INFINIBAND 0. RX. M. TS 0 "RX. M. INFINIBAND 0. RX. M. TS 0 "RX. M. INFINIBAND 0. RX. P. TS 3 "RINIBAND 0. RX. P. TS 3 "RINIBAND 0. RX. P. TS 2 "Cu" INFINIBAND 0. RX. P. TS 1 "Cu" "RINIBAND 0. RX. P. TS 1 "Cu" "RINIBAND 0. RX. P. TS 0 "Cu"	PHY_BYPASS_VCCIO_3_1	BYPASS_CAP_25_FPGA_VCCO_HSPEED_47NF_11 WC2_5	BYPASS_CAP_BK01_FPGA_VCCO_HSPEED_470NF_4 VCO0_BW001	BYPASS_CAP_BK01_FPGA_VCCO_BULK_4UF7_1 VCO_BAV891		
INFINEAND_COI INFINEAND_COI INFINEAND_COI INFINEAND_COI INFINEAND_COI INFINEAND_COI INFINEAND_COI	CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_C	D. R.X. M. INFINIBAND. D. R.X. M. TS. 2 " " " " " " " " "	PHY_BYPASS_VCCIO_3_0	BYPASS_CAP_25_FPGA_VCCO_HSPEED_47NF_11 WC2_5	BYPASS_CAP_BK01_FPGA_VCCO_HSPEED_470NF_4 VCO0_BW001	BYPASS_CAP_BK01_FPGA_VCCO_BULK_4UF7_1 VCO_BAV891		
INFINBAND_COI INFINBAND_COI INFINBAND_COI INFINBAND_COI	CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_	D. R.X. M. INFINIBAND. D. R.X. M. TS. 1 "	BYPASS_CAP_25_FPGA_VCCAUX_HSPEED_47NF_2 PHY_BYPASS_VCCIO_0_0 VCC_25	BYPASS_CAP_25_FPGA_VCCO_HSPEED_47NF_14 \[\frac{\text{VCQ_S}{2} - \frac{\text{VCQ_S}{2}}{2} - \frac{\text{VCQ_S}{2} - \frac{\text{VCQ_S}{2}}{2} - \frac{\text{VCQ_S}{2}}{2} - \frac{\text{VCQ_S}{2}}{2} - \frac{\text{VCQ_S}{2}}{2} - \frac{\text{VCQ_S}{2}}{2} - \frac{\text{VCQ_S}{2} - \frac{\text{VCQ_S}{2} - \frac{\text{VCQ_S}{2}}{2} - \frac{\text{VCQ_S}{2} - \frac{\text{VCQ_S}{2} - \frac{\text{VCQ_S}{2}}{2} - \frac{\text{VCQ_S}{2} - \frac{\text{VCQ_S}{2}}{2} - \frac{\text{VCQ_S}{2} - \frac{\text{VCQ_S}{2}}{2} - \text	BYPASS_CAP_BK01_FPGA_VCCO_HSPEED_470NF_3 VCC0_BANG1	BYPASS_CAP_BK01_FPGA_VCCO_BULK_4UF7_1 VCO_BAV891		
INFINIBAND_COI INFINIBAND_COI INFINIBAND_COI	CAP_0402_INFINIBAND_CON_ OR_N_M_NENIBAND_JEX_Mod- CAP_0402_INFINIBAND_CON_ OR_N_R_N_FINENIBAND_OR_N_CON_ OR_N_R_N_FINENIBAND_CON_ OR_N_FINENIBAND_CON_ OR_N_FINENIBAND_	D. R.X. M. INFINIBAND. D. R.X. M. TS. 0 Proc. Proc. Proc. Proc. Proc.	PHY_BYPASS_VCCIO_0_0 VCC2_5	BYPASS_CAP_25_FPGA_VCCO_HSPEED_47NF_13 \[\begin{array}{cccccccccccccccccccccccccccccccccccc	BYPASS_CAP_BK01_FPGA_VCCO_HSPEED_470NF_2 VCCO_BANG1	BYPASS_CAP_BK01_FPGA_VCCO_BULK_4UF7_1 VCO_BAV891		
INFINBAND_COM	CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CON_0.R.V.P_INFINIBAND_CON_ CON_0.R.V.P_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CON_0.R.V.P_INFINIBAND_CON_ CON_0.R.V.P_INFINIBAND_CON_ CON_0.R.V.P_INFINIBAND_CON_ CON_0.R.V.P_INFINIBAND_CON_ CON_0.R.V.P_INFINIBAND_CON_ CON_0.R.V.P_INFINIBAND_CON_ INFINIBAND_CON_CON_CON_ INFINIBAND_CON_CON_CON_ INFINIBAND_CON_CON_CON_ CON_0.R.V.P_INFINIBAND_CON_ INFINIBAND_CON_CON_CON_ INFINIBAND_CON_CON_CON_ CON_CON_CON_CON_ CON_CON_CON_CON_ CON_CON_CON_CON_CON_ CON_CON_CON_CON_CON_ CON_CON_CON_CON_CON_ CON_CON_CON_CON_CON_CON_ CON_CON_CON_CON_CON_CON_CON_CON_CON_ CON_CON_CON_CON_CON_CON_CON_CON_CON_CON_	D_RX_P_INFINIBAND_0_RX_P_TS_3	BYPASS_CAP_25_FPGA_VCCAUX_HSPEED_47NF_1 VC2_5 -	BYPASS_CAP_25_FPGA_VCCO_HSPEED_47NF_12 \[\frac{\text{VCQ_S}}{\text{VCQ_S}} \frac{\text{VCQ_S}}{VCQ_S	BYPASS_CAP_BK01_FPGA_VCCO_HSPEED_470NF_1 VCO_BW801	BYPASS_CAP_BK01_FPGA_VCCO_BULK_4UF7_1 VCO_BAV891		
INFINIBAND_COM	CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CON_0.Rx.P_INFINIBAND_CON_ CON_0.Rx.P_INFINIBAND_CON_ CON_0.Rx.P_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ CON_0.Rx.P_INFINIBAND_CON_ INFINIBAND_CON_ INFINIBAND_CON_ENSE_0 BYPASS_CAP_25_MCIT BYPASS_CAP_25_MCIT BYPASS_CAP_25_MCIT BYPASS_CAP_15_FIVE BYPASS_CAP_25_MCIT BYPAS_CAP_25_MCIT BYPAS_CAP_25_MCIT	0. RX. P. INFINIBAND. 0. RX. P. TS. 2	BYPASS_CAP_25_FPGA_VCCAUX_HSPEED_47NF_0 VC2_5	BYPASS_CAP_25_FPGA_VCCO_HSPEED_47NF_11 \[\begin{array}{cccccccccccccccccccccccccccccccccccc	BYPASS_CAP_25_FPGA_VCCAUX_HSPEED_470NF_0 WCO_SMAN_01	BYPASS_CAP_BK01_FPGA_VCCO_BULK_4UF7_1 VCO_BAV891		
	CON_O_RX_P_INFINIBAND_O_RX_Pc1> CAP_0402_INFINIBAND_CON_ CON_O_RX_P_INFINIBAND_CON_ INFINIBAND_CON_POWER_0 INFINIBAND_CON_POWER_0 INFINIBAND_CON_POWER_0 INFINIBAND_CON_FOWER_0 BYPASS_CAP_25_MCI BYPASS_CAP_15_FI VOI BYPASS_CAP_25_MCI BYPASS_CAP_25_MCI BYPASS_CAP_15_FI VOI BYPASS_CAP_15_FI BYPAS_	INFINIAND. O.RX. P-15 O.RX. P.INFINIBAND. O.RX. P-15 O.RX. P.INFINIBAND. O.RX. P-25 HSPEED. BYPASS. POWER 0.0 (MO.) O.ND. BYPASS. SENSE 0.0 (MO.) O.ND. BYPASS. SENSE 0.1 (MO.) O.ND.	PHY_CAP_TERM_TPI_COMMON_0 GRO.PSET	BYPASS_CAP_25_FPGA_VCCO_HSPEED_47NF_10 \[\frac{VC2_5}{VC2_5} - \frac{VCO}{VC_1} - \frac{VCO}{VC_2} - \frac	BYPASS_CAP_25_FPGA_VCCAUX_HSPEED_470NF_4 \(\frac{\sqrt{20}}{\sqrt{20}}\) - \(\sqrt{\sqrt{20}}\) - \(\sqrt{20	BYPASS_CAP_BK01_FPGA_VCCO_BULK_4UF7_1 VCO_BAV891		
	CAP_0402_INFINIBAND_CON_ CAP_0402_INFINIBAND_CON_ INFINIBAND_CON_ INFINIBAND_INFI	0_RX_P_INFINIBAND_0_RX_P_TS_0	BYPASS_CAP_15_FPGA_VCCINT_HSPEED_47NF_2 VC15_6	BYPASS_CAP_25_FPGA_VCCO_HSPEED_47NF_9 BYPASS_CAP_25_FPGA_VCCO_HSPEED_47NF_8 BYPASS_CAP_25_FPGA_VCCO_HSPEED_47NF_7 W02_5	BYPASS_CAP_25_FPGA_VCCAUX_HSPEED_470NF_3 \[\frac{\text{VC2_5}}{\text{VC2_5}} = \frac{\text{Low}^2}{\text{Low}^2} = \frac{\text{GND}}{\text{QND}} \] BYPASS_CAP_25_FPGA_VCCAUX_HSPEED_470NF_2 \[\text{VC2_5} = \frac{\text{Low}^2}{\text{Low}^2} = \frac{\text{GND}}{\text{QND}} = \frac{\text{Low}^2}{\text{Low}^2} = \fr	BYPASS_CAP_BK01_FPGA_VCCO_BULK_4UF7_0 VCCO_BANK01		ľ
3	INFINIBAND CON. INFINIBAND. CON. INFINIBAND. INFINIBAND. INFINIBAND. CON. SENSE. 0. BYPASS_CAP_25_MGT BYPASS_CAP_25_MGT BYPASS_CAP_25_MGT BYPASS_CAP_25_MGT BYPASS_CAP_25_MCT BYPASS_CAP_25_MCT BYPASS_CAP_25_MCT BYPASS_CAP_25_MCT VCI BYPASS_CAP_25_MCT VCI BYPASS_CAP_25_MCT VCI BYPASS_CAP_15_FI VCI BYPASS_CAP_25_MCT VCI BYPAS_CAP_25_MCT VCI BYPASS_CAP_25_MCT VCI BYPAS_CAP_25_MCT VCI	HSPEED_BYPASS_POWER_0_0	CAP_0402_FPGA_PUSHBUTTON3_GND_TD_0 PUSHBUTTON3	BYPASS_CAP_25_FPGA_VCCO_HSPEED_47NF_8 \[\frac{\text{VC2}_5}{\text{Low}} - \frac{\text{VCO}}{\text{Low}} - \frac{\text{VCO}}{\text{Low}} - \frac{\text{VCO}}{\text{Low}} - \frac{\text{Low}}{\text{Low}} - \frac{\text{Low}}{	BYPASS_CAP_25_FPGA_VCCAUX_HSPEED_470NF_2 VCC2_5 GOD BYPASS_CAP_25_FPGA_VCCAUX_HSPEED_470NF_1 VCC2_5 GOD COD COD COD COD COD COD COD	BYPASS CAP 25 FPGA VCCAUX BULK 4UF7 1		
3	INFINIBAND IN SENSE .0 BYPASS_CAP_25_MGT BYPASS_CAP_15_FI BYPASS_CAP_25_MGT VCI BYPASS_CAP_25_MGT BYPASS_CAP_25_MGT BYPASS_CAP_25_MGT BYPASS_CAP_25_MGT BYPASS_CAP_25_MGT BYPASS_CAP_25_MGT VCI BYPAS_CAP_25_MGT VCI BYPASS_CAP_25_MGT VCI BYPASS_	DON_BYPASS_SENSE_0_0	CAP_0402_FPGA_PUSHBUTTON2_GND_TD_0 PUSHBUTTON2CND CAP_0402_FPGA_PUSHBUTTON1_GND_TD_0 PUSHBUTTON1CND CAP_0402_FPGA_PUSHBUTTON0_GND_TD_0 PUSHBUTTON0_GND_TD_0 PUSHBUTTON0CND CAP_0402_FPGA_PROGCND_TD_0	BYPASS_CAP_25_FPCA_VCCO_HSPEED_47NF_6 BYPASS_CAP_25_FPCA_VCCO_HSPEED_47NF_6 VC2_5	BYPASS_CAP_25_FPGA_VCCAUX_HSPEED_470NF_1 VCC2_5 - OND OND	VCC2_5 GND		
3	BYPASS_CAP_25_MGT BYPASS_CAP_15_FI BYPASS_CAP_25_MGT BYPASS_CAP_25_MC BYPASS_CAP_25_MC BYPASS_CAP_15_FI VOI BYPASS_CAP_25_MC VOI BYPASS_CAP_25_MC VIII VIII VIII VIII VIII VIII VIII VI	BOTTOM_OSC2_HSPEED_100NF_0 2.5 - (CAP_0402_FPGA_PUSHBUTTON1_GND_TD_0 PUSHBUTTON1	BYPASS_CAP_25_FPGA_VCCO_HSPEED_47NF_6 VCC2_5 - GND GND		VCC2.5 GND BYPASS_CAP_25_FPGA_CCCAUX_BULK_4UF7_0		
3	BYPASS_CAP_15_FI BYPASS_CAP_25_MGT BYPASS_CAP_25_M BYPASS_CAP_25_M BYPASS_CAP_15_FI COLUMN BYPASS_CAP_25_M BYPASS_CAP_25_M COLUMN BYPASS_CAP_25_M	PGA_VCCINT_HSPEED_47NF_21 1.5	CAP_0402_FPGA_PUSHBUTTON0_GND_TD_0 PUSHUTTON0	RYPASS CAP 15 FDCA VCCINT HODERS 47NE 7	BYPASS_CAP_25_FPGA_VCCAUX_HSPEED_470NF_0	VCC2.5 - GND PHY_BYPASS_VCCD_3_0		
3	BYPASS_CAP_25_M BYPASS_CAP_15_FI VO BYPASS_CAP_25_M VC	2.5 - (1 cup 1) GND GT_TOP_OSC2_HSPEED_100NF_0 2.5 - (1 cup 1) GND	CAP_0402_FPGA_PROG_B_GND_TD_0 PROGGNDGND	VOC1_5 , CAP B GND	PHY_BYPASS_VCCA_2_1 VCA_ENET CAD ENET	VCCD_ENET GND_ENET PHY_BYPASS_VCCD_2_0		
3	BYPASS_CAP_25_MC VOX BYPASS_CAP_15_FI VOX BYPASS_CAP_25_MC VOX	ST_TOP_OSC2_HSPEED_100NF_0		BYPASS_CAP_25_FPGA_VCCO_HSPEED_47NF_5 VC2_5	PHY_BYPASS_VCCA_2_0 VCA_ENET GND_ENET	VCCD_ENET GND_ENET PHY_BYPASS_VCCD_1_0		
3	BYPASS_CAP_25_MC	PGA VCCINT HSPFFD 47NF 20	BYPASS_CAP_33_SYSCLK_OSC_HSPEED_100NF_0	BYPASS_CAP_25_FPGA_VCCO_HSPEED_47NF_4	PHY_BYPASS_VCCIO_4_1 VCCIO_ENET	VCC3.3 - Cup 1 GND PHY_BYPASS_VCCIO_2_0		
3	VO	1_5 - A GND GND	CAP_0402_FPGA_SYSCLK_M_GND_TD_0 SYSCLK_DIV	BYPASS_CAP_25_FPGA_VCCO_HSPEED_47NF_3 VC2_5	PHY_BYPASS_VCCIO_4_0	VCCIO_ENET		
3		ST_TOP_OSC1_HSPEED_100NF_0	BYPASS_CAP_25_ZBT_SRAM1_HSPEED_100NF_11	BYPASS_CAP_25_FPGA_VCCO_HSPEED_47NF_2 VCC_5 GND	CAP_0603_PHY_TPFI_M_PHY_TPI_M_TS_0 PHY_TPFI_M_PHY_TPI_M	VCIO_BNET		
3	Vo	PGA_VCCINT_HSPEED_47NF_19	BYPASS_CAP_25_ZBT_SRAM1_HSPEED_100NF_10	BYPASS_CAP_25_FPGA_VCCO_HSPEED_47NF_1	CAP_0603_PHY_TPFL_P_PHY_TPL_P_TS_0 PHY_TPFL_P_HY_TPL_P	VCC.5 - OND BYPASS_CAP_15_FPGA_VCCINT_BULK_4UF7_5 VCCI.5 - OND		
3	VO	PGA_VCCINT_HSPEED_47NF_18	BYPASS_CAP_25_ZBT_SRAM1_HSPEED_100NF_9 VCC2_5	BYPASS_CAP_25_FPGA_VCCO_HSPEED_47NF_0	CAP_0603_PHY_XTAL_XTAL2_GND_TD_0 PHY_XI	VCC).5		
3	VO	PGA_VCCINT_HSPEED_47NF_0	BYPASS_CAP_25_ZBT_SRAM1_HSPEED_100NF_8	BYPASS_CAP_15_FPGA_VCCINT_HSPEED_47NF_6	CAP_0603_PHY_XTAL_XTAL1_GND_TD_0 PHY_XOi	RS232_CAP_CHARGEPUMP1_0		
3	VO	PGA_VCCINT_HSPEED_47NF_17	BYPASS_CAP_25_ZBT_SRAM1_HSPEED_100NF_7	BYPASS_CAP_BK01_FPGA_VCCO_HSPEED_47NF_11 VCCO_BANK01	RS232_IF_CAP_CHARGPUMP0_0 RS232_IF_C1_P	BYPASS_CAP_15_FPGA_VCCINT_BULK_4UF7_4 VCC1_5GNDGND_		
3	VO	PGA_VCCINT_HSPEED_47NF_16	BYPASS_CAP_25_ZBT_SRAM1_HSPEED_100NF_6	BYPASS_CAP_BK01_FPGA_VCCO_HSPEED_47NF_10 VCC0_BANK01	BYPASS_CAP_15_FPGA_VCCINT_HSPEED_470NF_10 VCC1.5	BYPASS_CAP_15_FPGA_VCCINT_BULK_4UF7_3		
3	VO	PGA_VCCINT_HSPEED_47NF_15	BYPASS_CAP_25_ZBT_SRAM1_HSPEED_100NF_5 VC2_5	BYPASS_CAP_BK01_FPGA_VCCO_HSPEED_47NF_9 VCC0_BANK_01	BYPASS_CAP_15_FPGA_VCCINT_HSPEED_470NF_9 VCC1.5 CND BYPASS_CAP_15_FPGA_VCCINT_HSPEED_470NF_8	BYPASS_CAP_15_FPGA_VCCINT_BULK_4UF7_2		
3	VO	PGA_VCCINT_HSPEED_47NF_14 1.5	BYPASS_CAP_15_FPGA_VCCINT_HSPEED_47NF_1 VCC1.5GNO BYPASS_CAP_25_ZBT_SRAM1_HSPEED_100NF_4	BYPASS_CAP_15_FPGA_VCCINT_HSPEED_47NF_5 VC1.5	BYPASS_CAP_15_FPGA_VCCINT_HSPEED_470NF_8 VC1_5	BYPASS_CAP_15_FPGA_VCCINT_BULK_4UF7_1		
3	Vo	PGA_VCCINT_HSPEED_47NF_13	VCC2_5 GND GND	BYPASS_CAP_BK01_FPGA_VCC0_HSPEED_47NF_8 VCC0_BANN_01	BYPASS_CAP_15_FPGA_VCCINT_HSPEED_470NF_6	BYPASS_CAP_15_FPGA_VCCINT_BULK_4UF7_0 VCC1.5GNDGND_	BYPASS_CAP_ISR3_3IN_BULK_0	,
3	Vo	PGA_VCCINT_HSPEED_47NF_12	BYPASS_CAP_25_ZBT_SRAM1_HSPEED_100NF_3 VCC2_5 COUD. BYPASS_CAP_25_ZBT_SRAM1_HSPEED_100NF_2	BYPASS_CAP_BK01_FPGA_VCCO_HSPEED_47NF_7 VCCO_BANK_011	BYPASS_CAP_15_FPGA_VCCINT_HSPEED_470NF_5 BYPASS_CAP_15_FPGA_VCCINT_HSPEED_470NF_5	BYPASS_CAP_25_ZBT_SRAM1_BULK_10UF_1	VCCS GND GND	
3	BYPASS CAP 15 F	PGA VCCINT HSPEED 47NF 10	BYPASS CAP 25 ZBT SRAM1 HSPEED 100NE 1	BYPASS_CAP_BK01_FPGA_VCCO_HSPEED_47NF_6 VCC0_BANK01 - GMD BYPASS_CAP_BK01_FPGA_VCCO_HSPEED_47NF_5	BYPASS_CAP_15_FPGA_VCCINT_HSPEED_470NF_4	BYPASS_CAP_25_ZBT_SRAM1_BULK_10UF_0	BYPASS_CAP_ISR3_3OUT_BULK_0 VCC3_3	
3	BYPASS_CAP_25_	FPGA_VCCO_HSPEED_47NF_35	VCC <u>2.5 </u>	BYPASS_CAP_BK01_FPGA_VCCO_HSPEED_47NF_5 VCCO_BANG1	BYPASS_CAP_15_FPGA_VCCINT_HSPEED_470NF_3	BYPASS_CAP_25_ZBT_SRAM0_BULK_10UF_1	BYPASS_CAP_ISR2_5IN_BULK_0 VCCS - \[\frac{GOD}{COP} \] GND BYPASS_CAP_ISR2_5OUT_BULK_0	
3	BYPASS_CAP_25_	2.5 GND GND FPGA_VCCO_HSPEED_47NF_34	VC <u>2.5 </u>	BYPASS_CAP_BK01_FPGA_VCCO_HSPEED_47NF_4 VCCO_BNNG1	BYPASS_CAP_15_FPGA_VCCINT_HSPEED_470NF_2	BYPASS_CAP_25_ZBT_SRAM0_BULK_10UF_0	BYPASS_CAP_ISR2_5OUT_BULK_0 VC2_5 - 1 COD 1 GND BYPASS_CAP_ISR1_8IN_BULK_0	
3	BYPASS CAP 25	PPGA VCCO HSPEED 47NF 33	VCC2.5 - 1 CODE GND - SYPASS_CAP_25_ZBT_SRAMO_HSPEED_100NF_10	VCCO_BANKOT	BYPASS_CAP_15_FPGA_VCCINT_HSPEED_470NF_1	INFINIBAND_CON_BULK_BYPASS_POWER_1_0 INFINIBAND_CON_POWER_1	BYPASS_CAP_ISR1_8OUT_BULK_0	
	BYPASS CAP 25	FPGA VCCO HSPEED 47NF 32	VCC2_5	BYPASS_CAP_BK01_FPGA_VCCO_HSPEED_47NF_2 VCC0_BANG1 - GMD BYPASS_CAP_BK01_FPGA_VCCO_HSPEED_47NF_1	VCC1.5	INFINIBAND_CON_BULK_BYPASS_POWER_0_0 INFINIBAND_CON_POWER_0	VCC <u>1.8 </u>	
	BYPASS_CAP_25_	PGA_VCCO_HSPEED_47NF_31	VCC2_5 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	BYPASS_CAP_BK01_FPGA_VCCO_HSPEED_47NF_1 VCCO_BANACTFGND BYPASS_CAP_BK01_FPGA_VCCO_HSPEED_47NF_0	VCC <u>1.5 - 1 GND</u> BYPASS_CAP_25_FPGA_VCCO_HSPEED_470NF_17	BYPASS_CAP_25_MGT_BOTTOM_OSC2_BULK_10UF_0	BYPASS_CAP_ISR1_5OUT_BULK_0	
	VO	2.5 - A CAP I GND	VCC <u>2.5 - COP. GND - GND</u>	VCCO_BANGO1 GND GND BYPASS CAP_15_FPGA_VCCINT_HSPEED_47NF_4	VCC2.5 - 1, cov 1, GND BYPASS_CAP_25_FPGA_VCCO_HSPEED_470NF_16	BYPASS_CAP_25_MGT_BOTTOM_OSC1_BULK_10UF_0	VCC <u>1.5 - GND</u> BYPASS CAP 18 18 REGULATION OUT2 0	
	RVDASS CAD 25	EDGA VCCO HSPEED 47NE 29	BYPASS_CAP_25_ZBT_SRAM0_HSPEED_100NF_6	VCC1.5	VCC2.5 - 1 - CW - 1 - GND - BYPASS_CAP_25_FPGA_VCCO_HSPEED_470NF_15	BYPASS_CAP_25_MGT_TOP_OSC2_BULK_10UF_0	VTT1_8 MGT_GND BYPASS_CAP_25_25_REGULATION_OUT2_0	
	BYPASS CAP 25	2.5 ND SPEED 47NF 28	BYPASS_CAP_25_ZBT_SRAM0_HSPEED_100NF_5	BYPASS_CAP_25_FPCA_VCCAUX, HSPEED_47NF_8	VCC2.5 - 1 - 040 -	BYPASS_CAP_25_MGT_TOP_OSC1_BULK_10UF_0	VCCA2_5 MGT_GND	
	BYPASS_CAP_25_	2.5 GND GND GND GND	BYPASS_CAP_25_ZBT_SRAM0_HSPEED_100NF_4	BYPASS_CAP_25_FPGA_VCCAUX_HSPEED_47NF_7	BYPASS_CAP_25_FGQ_VCCO_HSPEED_470NF_13	BYPASS_CAP_33_18_REGULATION_IN_0 VCQ3_3	BYPASS_CAP_BK01_FPGA_VCCO_BULK_47UF_1 VCC0_BANK01 GND GND	
	BYPASS CAP 25	FPGA_VCCO_HSPEED_47NF_26	BYPASS_CAP_25_ZBT_SRAM0_HSPEED_100NF_3	BYPASS_CAP_15_FPGA_VCCINT_HSPEED_47NF_3	BYPASS_CAP_25_FPGA_VCCO_HSPEED_470NF_12	BYPASS_CAP_33_25_REGULATION_IN_0	BYPASS_CAP_BK01_FPGA_VCCO_BULK_47UF_0)
	BYPASS CAP 15 F	2.5 - A CAP 1 - GND - PGA_VCCINT_HSPEED_47NF_9	VC2_5 GND BYPASS_CAP_25_ZBT_SRAM0_HSPEED_100NF_2 VC2_5 GND	VCC1.5 - 1 - 0.0 - 0.0 - 1	VCC2.5 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	BYPASS_CAP_25_FPGA_VCCO_BULK_4UF7_8 VCC2_5 - GND_GND_	BYPASS_CAP_25_FPGA_VCCAUX_BULK_47UF_0 VCC2_5 - GND GND	0
		1.5	VCC2_5 GND BYPASS_CAP_25_ZBT_SRAMO_HSPEED_100NF_1 VCC2_5 GND	BYPASS CAP 25 FPGA VCCAUX HSPEED 47NF 5	BYPASS CAP 25 FPGA VCCO HSPEED 470NF 10	BYPASS_CAP_25_FPGA_VCCO_BULK_4UF7_7 VCC2_5i GND_	BYPASS_CAP_15_FPGA_VCCINT_BULK_47UF_1	
1	BYPASS CAP 25	2_5 A CAP B GND	VC2_5 GND BYPASS_CAP_25_ZBT_SRAMO_HSPEED_100NF_0 VC2_5 GND GND	V02.5	BYPASS_CAP_25_FF6A_VCCO_HSPEED_470NF_9	BYPASS_CAP_25_FPGA_VCCO_BULK_4UF7_6	VOC1.5 - GND GND	
	BYPASS_CAP_25_ VOX BYPASS_CAP_25_	FPGA_VCCO_HSPEED_47NF_24	VOC2.5 GND GND AP O402 INFINIPAND COM 1 PV M INFINIPAND 1 PV M TS 2	BYPASS_CAP_25_FPGA_VCCAUX_HSPEED_47NF_4	BYPASS_CAP_25_FF6A_VCC0_HSPEED_470NF_8	BYPASS_CAP_25_FPGA_VCCO_BULK_4UF7_5	BYPASS_CAP_18_18_REGULATION_OUT1_0 VTT1_8	
	BYPASS_CAP_25_ BYPASS_CAP_25_ VX	PRIMA VCCO HSPEED 47NE 23 C	AP_0402_INFINIBAND_CON_1_RX_M_INFINIBAND_1_RX_M_TS_3 (M_INFINIBAND_1_RX_M<3> INFINIBAND_1_RX_M<3>	VCC2.5 OCT O	VCC2.5 - 1 - 00 1 - 0ND BYPASS_CAP_25_FPGA_VCCO_LSPEED_470NF_7	BYPASS_CAP_25_FPGA_VCCO_BULK_4UF7_4 VCC2_5	BYPASS_CAP_25_25_REGULATION_OUT1_0 VCCA2_5	
	BYPASS_CAP_25_ VX BYPASS_CAP_25_ VX BYPASS_CAP_25_ VX	2.5 - (1 cup 1 GND		PRIT_BYPASS_VCCTX_U_0 VCCTX_ENET GND_ENET	YOUZU II. II GNE	RYPASS CAD DE EDITA VICCO DITTE ALIES O	BYPASS_CAP_25_FPGA_VCCO_BULK_47UF_3 VCC2 5 _ FT GND	
4	BYPASS_CAP_25_ BYPASS_CAP_25_ VOI BYPASS_CAP_25_ BYPASS_CAP_25_ VOI BYPASS_CAP_25_	2.5 - Cou GMD COUNTY C	P. 0402 INFINISAND, LRX M-5 AP 0402 INFINISAND CON_1_RX_M_INFINISAND_1_RX_M_TS_2	PHY_BYPASS_VCCTX_0_0 VCCTX_DET	VC2_5 - LOD SPPASS_CAP_25_FPGA_VCCO_HSPEED_470NF_6	BYPASS_CAP_25_FPGA_VCCO_BULK_4UF7_3 VCC2_5	VCC2_5 _ 1 _ GND _	i i
	BYPASS_CAP_25_ BYPASS_CAP_25_VCI BYPASS_CAP_25_VCI BYPASS_CAP_25_VCI BYPASS_CAP_25_ BYPASS_CAP_25_	2.5 - 1 co 1 OSD	\(\text{A_NNNNBAND_1_RX_M-ds} \) \[PHY_BYPASS_VCCA_1_1 VCCA_ENET GND_ENET	BYPASS_CAP_25_FPGA_VCCO_HSPEED_470NF_6 VC2_5	VCC_5	BYPASS_CAP_25_FPGA_VCCO_BULK_47UF_2 VCC2_5 GND GND	
	BYPASS_CAP_25_ BYPASS_CAP_25_ VO BYPASS_CAP_25_	2.5 Cap Cap CAP 2.5 Cap 2.5 Cap Cap	M_NINIBAND_1,RX_Mc5	PHY_BYPASS_VCCA_1_1 VCA_PMET	BYPASS_CAP_25_FPGA_VCCO_HSPEED_470NF_6 \(\frac{\text{VCQ_5}}{\text{VCQ_5}} - \frac{\text{Vcw}}{\text{vw}} \right] \\ BYPASS_CAP_25_FPGA_VCCO_HSPEED_470NF_5 \(\frac{\text{VCQ_5}}{\text{VCQ_5}} - \frac{\text{Vcw}}{\text{vw}} \right] \\ BYPASS_CAP_25_FPGA_VCCO_HSPEED_470NF_4	BYPASS_CAP_25_FPCA_VCCO_BULK_4UF7_2 BYPASS_CAP_25_FPCA_VCCO_BULK_4UF7_1 BYPASS_CAP_25_FPCA_VCCO_BULK_4UF7_1	BYPASS_CAP_25_FPGA_VCCO_BULK_47UF_2 VC2_5	
	BYPASS_CAP_25_ BYPASS_CAP_25_ BYPASS_CAP_25_ VCI BYPASS_CAP_25_ BYPASS_CAP_25_ VCI BYPASS_CAP_25_ VCI BYPASS_CAP_25_ BYPASS_CAP_25_ VCI BYPASS_CAP_25_ VCI BYPASS_CAP_25_ VCI BYPASS_CAP_25_ VCI BYPASS_CAP_25_ VCI BYPASS_CAP_25_	2.5 Cap CBD	M_NINIBAND_1,RX_Md>	PHY_BYPASS_VCCA_1_1 VCX_RET	BYPASS_CAP_25_FPGA_VCCO_HSPEED_470NF_6 VC2_5	VCC_5	BYPASS_CAP_25_FPGA_VCCO_BULK_47UF_2 VCC2_5 GND GND	
	BYPASS_CAP_25_ BYPASS_CAP_25_ BYPASS_CAP_25_ BYPASS_CAP_25_ BYPASS_CAP_25_ CAP_25_ BYPASS_CAP_25_ CAP_25_ BYPASS_CAP_25_ CAP_25_ CAP_25_ BYPASS_CAP_25_ CAP_25_ CAP_25_ BYPASS_CAP_25_ CAP_25_ CAP_25_ BYPASS_CAP_25_ CAP_25_	2.5 1 co GND GND CND	M. NINIBAND. R.K. Mc5	PHY_BYPASS_VCCA_1_1 VCC, RET	BYPASS_CAP_25_FPGA_VCCO_HSPEED_470NF_6 BYPASS_CAP_25_FPGA_VCCO_HSPEED_470NF_5 VC2_5	BYPASS_CAP_25_FPGA_VCCO_BULK_4UF7_2 VC25_1	BYPASS_CAP_25_FPGA_VCCO_BULK_47UF_2 VCC_25	
	BYPASS_CAP_25_ BYPASS_CAP_25_ BYPASS_CAP_25_ WI	2.5 ' Los ' GND	M. NINIBAND. J. RX. Mc5	PHY_BYPASS_VCCA_1_1 VCC.RET	BYPASS_CAP_25_FPGA_VCCO_HSPEED_470NF_6 \[\frac{VG2_5}{VG2_5} - \frac{VG2}{VG2_5} - \	BYPASS_CAP_25_FPGA_VCCO_BULK_4UF7_2 WC2.5	BYPASS_CAP_25_FPGA_VCCO_BUIK_47UF_2 WCC_25 - [**\omega_* \cdots \cdots] BYPASS_CAP_25_FPGA_VCCO_BUIK_47UF_1 WCC_25 - [*\omega_* \cdots \cdots \cdots] BYPASS_CAP_25_FPGA_VCCO_BUIK_47UF_0 WCC_25 - [*\omega_* \cdots \	
	BYPASS_CAP_25_ BYPASS_CAP_25_ BYPASS_CAP_25_ WG BYPASS_CAP_15_F	2.5 Col. CHO	M_NINIBAND_1_RX_M-5>	PHY_BYPASS_VCCA_1_1 VCCA_RET	BYPASS_CAP_25_FPGA_VCCO_HSPEED_470NF_6 BYPASS_CAP_25_FPGA_VCCO_HSPEED_470NF_5 \[\frac{VC2_5}{VC2_5} - \frac{\cup}{\cup} \\ \frac{Q40}{Q40} \] BYPASS_CAP_25_FPGA_VCCO_HSPEED_470NF_4 \[\frac{VC2_5}{VC2_5} - \frac{\cup}{\cup} \\ \frac{Q40}{Q40} \] BYPASS_CAP_25_FPGA_VCCO_HSPEED_470NF_3 \[\frac{VC2_5}{VC2_5} - \frac{\cup}{\cup} \\ \frac{Q40}{Q40} \] BYPASS_CAP_25_FPGA_VCCO_HSPEED_470NF_2 \[\frac{VC2_5}{VC2_5} - \frac{\cup}{\cup} \\ \frac{Q40}{Q40} \] BYPASS_CAP_25_FPGA_VCCO_HSPEED_470NF_1	BYPASS_CAP_25_FPGA_VCCO_BULK_4UF7_2 VC25_1	BYPASS_CAP_25_FPGA_VCCO_BULK_47UF_2 VCC_25	3
	BYPASS_CAP_25_ BYPASS_CAP_25_ BYPASS_CAP_25_ WG BYPASS_CAP_15_F	2.5 Cap Cibb Cibb	M_NINIBAND_1,RX_Mc5	PHY_BYPASS_VCCA_1_1 VCCRET	BYPASS_CAP_25_FPGA_VCCO_HSPEED_470NF_6 \[\frac{VG2_5}{VG2_5} - \frac{VG2}{VG2_5} - \	BYPASS_CAP_25_FPGA_VCCO_BULK_4UF7_2 VC2_5	BYPASS_CAP_25_FPGA_VCCO_BULK_47UF_2 WCC2_5	

