























Leave Unused REFCLKs unconnected See Sheet 9 of the KC705 U25-11 GND MGTREFCLK0N_116 MGTXTXP3 116 B2 MGTREFCLK0P_116 MGTXTXP2_116 F5 F6 MGTREFCLK1N_116 MGTXTXP1_116 F2 G3 MGTREFCLK1P_1
E3 MGTXRXN0_116
C3 MGTXRXN1_116
B5 MGTXRXN2_116
G4 MGTXRXN3_116 MGTREFCLK1P_116 MGTXTXP0_116 MGTXTXN3_116
MGTXTXN2_116
MGTXTXN1_116
MGTXTXN1_116
F1 Contains P1 in Sheet 24 SFP1 VCCO is VCC2V5 MGTXTXN0_116
MGTXTXN0_116
MGTXRXP3_116
C4
GND TX_DISABLE0 E4 MGTXRXP1_116 MGTXRXP0_116 Sheet 15 HIGH RANGE SFP_RX_P MGTXRXP2_116 USB_TX IO_L9P_T1_DQS_16 A8 IO_L9N_T1_DQS_16 D9 **OSCILLATORS** IO_0_16 IIC_SCL_MAIN SFP_RX_N J14 XC7K160T-FFG676 IO_25_16 CLK200MHZ_N SYSCLK_N IO_L10N_T1_16 IO_L8P_T1_16 D8 IIC_SDA_MAIN CLK200MHZ_P IO_L8N_T1_16 F9 SYSCLK_P IO_L10P_T1_16 SFP_TX_P ETHCLK_N USB_CTS F10 ETHCLK_N IO_L11N_T1_SRCC_16 IO_L7P_T1_16 SFP_TX_DISABLE SFP_TX_N ETHCLK_N ETHCLK_P ETHCLK2_N IO_L7N_T1_16 H12 IO_L11P_T1_SRCC_16 IO_L6P_T0_16 H11 ETHCLK2_N IO_L12N_T1_MRCC_16 ETHCLK2_P SFP1_TXF See UG476 7 Series FPGAs GTX/GTH Tranceivers User Guide IO_L6N_T0_VREF_16 H14 ETHCLK2_P IO_L12P_T1_MRCC_16 SFP_TXF SFP1_MD 10 GBE high speed traces require special layout care. IO_L5P_T0_16 G14 IO_L13N_T2_MRCC_16 SFP_MD SFP1_LOS **VCCMGTA** See UG483 - 7 Series FPGAs PCB Design and Pin Planning Guide IO_L5N_T0_16 J11 IO_L13P_T2_MRCC_16 SFP_LOS D11 E11 SWITCHES Sheet 26 IO_L14N_T2_SRCC_16 IO L4P T0 16 See Sheet 9 of the KC705 IO_L4N_T0_16 J13 IO_L14P_T2_SRCC_16 F13 USB_RTS USB_RX IO L3P T0 DQS 16 MGTAVTTRCAL 115 **OSCILLATORS** IO L15N T2 DQS 16 **SFPCONN** ETHCLK2_N ETHCLK2_P ETHCLK_N MGTXTXP3 115 F14 IO_L15P_T2_DQS_16 IO_L16N_T2_16 IO_L3N_T0_DQS_16 G10 MGTXTXP2_115 MGTREFCLK0N 115 IO L2P T0 16 MGTREFCLK0P 115 MGTXTXP1 115 SW₂ G12 K5 IO_L2N_T0_16 A13 MGTXTXP0_115 H1 SW3 IO_L16P_T2_16 MGTREFCLK1N 115 D13 ETHCLK_P K6 IO L24N T3 16 IO L23P T3 16 IO L23N T0 MGTREFCLK1P_115 IO_L17N_T2_16 MGTXTXN3 115 LED0 D14 E12 E13 M6 N3 MGTXRXNU_1...
N3 MGTXRXN1_115

TXRXN2_115 MGTXTXN2_115 M1 LED1 IO_L17P_T2_16 MGTXTXN1_115 P1 LED2 IO_L18N_T2_16 GND Contains P2 in Sheet 25 MGTXTXN0_115 J4 GND IO_L23N_T3_16 B10 IO_L18P_T2_16 LED3 C13 C14 MGTXRXP3_115 L4 IO_L19N_T3_VREF_16 LFD4 IO_L22P_T3_16 GND MGTXRXP2_115 N4 GND R4 MGTXRXN3_115 MGTXRXP0_115 LED5 IO L19P T3 16 IO_L22N_T3_16 B14 H8 IO_L21P_T3_DQS_16 A14 SFP RX F IO_L1N_T0_16 MGTXRXP1_115 H9 IO_L21N_T3_DQS_16 B12 OUT1PPS SFP RX N IO_L1P_T0_16 IIC_SCL_MAIN XC7K160T-FFG676 B11 FPGA_DONE
DONE33V FPGA_DONE IO_L20N_T3_16 IO_L20P_T3_16 IIC_SDA_MAIN XC7K160T-FFG676 SFP TX P SFP_TX_N DONE33V SFP_TX_DISABLE TX_DISABLE1 **SWITCHES** SFP2_TXF SFP_TXF SFP2_MD SFP_STAT[5:0] USB_SHIELD Group SFP status signals for convnience in ascending SFP_STAT[5:0] SFP_MD SFP2_LOS To Bank 15 above SFP_LOS to next level of hierarchy X1 USB_TX SFP1_TXF SFP_STAT0 HZ0805E601R-10 USB_RX SFP1_MD SFP_STAT1 <u>J10</u> CATH3 SFPCONN Digikey 240-2399-2--ND SFP1_LOS SFP_STAT2 L13 FERRITE-600 USB_RTS SFP2_TXF SFP_STAT3 ANODES USB_GND SFP2_MD SFP_STAT4 SHLD1 GND CATH2 4 USB_CTS SFP2_LOS SFP_STAT5 SHLD2 ID CATH1 8 SHLD3 D_P M23 U29 ၅ 26 25 24 23 SP0503BAHTG **VBUS** Transient Surpressor R460 DNP C215 RTS X DTR DSR RXD G1 CONN_USB_MINI_B-VERT C216 Digikey F2715CT-ND DNP N S G2 0.1 TE Connectivity 1734753-1 3 4 5 6 7 8 9 G3 Digikey A107790-ND 21 NC6 G4 G5 USB_D_P G6 G7 G8 **GND** NC5 <u>J4</u> USB D N D+ GPI00 9 G9 10 G10 11 G11 12 G12 13 G14 15 G15 16 G16 17 G17 18 G18 19 G18 G9 VCC2V5 SHLD1 GND D-GPIO1 4 CP2103-GM SHLD2 ID SHLD3 DΡ VIO GPIO2 SHLD9 D N VDD GPIO3 **VBUS** C218 1UF 25V C219 4.7K 1.7K 1.7C **REGIN** NC4 ω, SUSPEND_ Molex 548190589 (horizontal) END VBUS_USB Digikey WM3895CT-ND See Sheet 27 of the KC705 G19 RST_ L14 If desired for a card cage ${\tt J4}$, a right angle USB can be installed in parallel. **VBUS** SFP_CAGE If used, also install a zero Ohm resistor for 1206 R460 $\,$ 73 4 9 7 C220 FERRITE-600 ${\tt J4}$ is DNP if the card is in the box, since the shield pins would short out to the ground rail. HZ0805E601R-10 C221 Digikey 240-2399-2--ND 0.1 1UF 25V USB BUS POWERED Digikey 336-1164-ND SNAP, SFP+ Connector and Cage Document Number Rev C <Doc> Date: Wednesday, February 17, 2016 Sheet 13 of



























