



Uses Xilinx Kintex XC7K160T-2FFG676



Title		SMART NETWORK ADC PROCESSOR (SNAP) BOARD	
Size	Document Number	Rev	
A	<Doc>	<Rev Code>	
Date:	Monday, November 03, 2014	Sheet	1 of 27


Note 1: Components associated with ADC inputs IP1 and IP3 are on the top side of the board.  
Components associated with IP2 and IP4 are on the bottom side of the board.  
Note 2: Layout the board such that the attenuators can be replaced by 0402 zero ohm jumpers.



- rev 2014-2-4: Change 3db pad vendor. Change analog terms.
- rev 2014-1-29: Add 3db pads to inputs for matching
- rev 2014-1-3: fix typo in notes
- rev 2013-11-14: update to 5/28/2013 Berkeley version:  
change xformer type and AC coupled xformer.  
Also update to preferred values for input terminations
- rev 2013-10-23: Add to/from notes for I/O.  
Change name and symbol for power
- rev 2013-10-27: Show ADC data outputs as bus to simplify high level view.  
Eliminate 0.1 uF cap on CLK\_IN\_P/N
- rev 2014-5-14: Add PU and PDs to PD and RSTN.  
Change name of DVDD & OVDD to VDDO & VDDD

Title		
ADC		
Size	Document Number	Rev
B	<Doc>	A
Date:	Monday, November 03, 2014	Sheet 2 of 27


Note 1: Components associated with ADC inputs IP1 and IP3 are on the top side of the board.  
Components associated with IP2 and IP4 are on the bottom side of the board.  
Note 2: Layout the board such that the attenuators can be replaced by 0402 zero ohm jumpers.



Title		
ADC		
Size	Document Number	Rev
B	<Doc>	A
Date:	Monday, November 03, 2014	Sheet 3 of 27




Note 1: Components associated with ADC inputs IP1 and IP3 are on the top side of the board.  
Components associated with IP2 and IP4 are on the bottom side of the board.

Note 2: Layout the board such that the attenuators can be replaced by 0402 zero ohm jumpers.




rev 2014-2-4: Change 3db pad vendor. Change analog terms.  
rev 2014-1-29: Add 3db pads to inputs for matching  
rev 2014-1-3: fix typo in notes  
rev 2013-11-14: update to 5/28/2013 Berkeley version:  
change xformer type and AC coupled xformer.  
Also update to preferred values for input terminations  
rev 2013-10-23: Add to/from notes for I/O.  
Change name and symbol for power  
rev 2013-10-27: Show ADC data outputs as bus to simplify high level view.  
Eliminate 0.1 uF cap on CLK\_IN\_P/N  
rev 2014-5-14: Add PU and PDs to PD and RSTN.  
Change name of DVDD & OVDD to VDDO & VDDD

Title		
ADC		
Size	Document Number	Rev
B	<Doc>	A
Date:	Monday, November 03, 2014	Sheet 4 of 27




rev 2014-1-29: Add a pull-up to the synthesizer regulator.  
rev 2014-1-3: change resistor value from 82K to 82.5K for HMC976s.  
Change connection to HV input of both HMC976s from pull up common with the EN input to a separate DNP resistor.

Title		
Analog Regulators		
Size B	Document Number <Doc>	Rev -
Date:	Monday, November 03, 2014	Sheet 5 of 27



5V @ 10A Switching Power Supply  
Powers Raspberry Pi, ADCs

Pins 41 and 42 are large pads in the center of the chip  
Connect PH pins via a small copper island.



Title		
FPGA Regulators		
Size	Document Number	Rev
A	<Doc>	-
Date:	Monday, November 03, 2014	Sheet 6 of 27



Changes for Second Version of the Board

Fix the footprint of the ZDOK connector so it doesn't have the offset pins.  
Move J2, so it does not conflict with U24. Alternatively use a different connector, or reverse the wiring.  
On the Xilinx silkscreen label pins from A1 to A26, not A1 to AF26.  
Make the probe points on the back of the Xilinx not covered with laquer.  
Change Voltage source of R61 from V5.0 to VADJ\_FPGA to prevent an overvoltage to the Xilinx input.

Changes


Change 33 to 1.8V and move ADC 1 to it.  
Use only MRCC clocks for the ADCs  
Move ZDOK to 16 to 14, SPI 14 to 15, and sfp ctrl to 15 to 16  
Redistribute ZDOK pins.  
Change ZDOK to 2.5V VCCO so can use LVDS-25 See UG471.  
Change 100MHZ OSC to 200 MHZ. and eliminate termination resistor.  
Replace 5V linear regulator with a DC-DC converter  
Reduce number of TI Power Supply Controllers from 3 to 2  
Remove C196 which wasn't connected to anything.  
Add J9 as a test connector  
Go to a single dual SFP+ Cage instead of two single cages.  
Add a vertical USB J10 in parallel with horizontal USB J4  
Change U43 from a 128 MByte to a 256 MByte Flash Memory.  
Move the SPI pins to Bank 14 as on the Kintex Evaluation Board.  
Hook up the FPGA\_DONE and FPGA\_PROG\_B pins to the PI header thru level shifters  
Add DNP bypass capacitors to allow for larger Xilinx  
Move PI signals to Bank 15 with a VCCO of 3.3V.  
Move ZDOK clock lines to match the Roach II.  
Change BOM to give options for 3 Xilinxs.  
Add PU or PD to PD on the ADCs.  
Add Heatsink to BOM  
Add fan power receptacle with PWM  
Arrange ADC Out pin parings so similar lengths.  
Moved CLK\_SEL\_B and CLK\_SEL\_A to bank 15 which has the needed VCCO of 3.3V.  
Install PD and DNP PU on PUDC\_B pin.  
Remove LK\_DET TP3, since there were two test points.  
Add net names V3V3SFPR, V3V3SFPT,V2V5ADC,V5V0DRV,V5V0SYN,V12PWRCTRL,V12D020W,V12D210W,V12D010W  
Have ADC SCLK signals from 3.3V Voltage divider to terminate.  
Move SYNTH\_(CLK,DATA,LE,CE,BE) to 3.3V, then put series/parallel resistor on SYNTH\_CLK.  
Change Footprint of DNP resistors R114,R133,R135,R139 so they match the placed resistors.  
Add zero Ohm resistors R442,R443 and make SENSE\_... nets for sense lines.  
Fix Pinout of U28,U46, & U47 so it matchs the BOM part number which is SN74AVC4T245RSVR  
Fix typo to add VCC\_3V3SYN to VCC3V3\_SYN net.  
Remove U27 and its resistors. Put in a 6pin vertical J3 and right angle jtag header J11. Move Xilinx Temperature to JP4.  
Add ground test points GNDTP1-5.  
Add a second ground pin to SMATP1 through 16.  
Make Horizontal USB Connector J4 DNP so it won't short to the rail in a box. Also add a 0 Ohm DNP jumper.  
Deleted U25-E26 from net C20, and deleted U25-F25 from net C19.  
To accomdate the new Pi B+, change PI2 from 26 to 40 pins & eliminate P8.

TOP VIEW




Title		
BOARD LAYOUT		
Size A	Document Number <Doc>	Rev <RevCode>
Date:	Monday, November 03, 2014	Sheet 7 of 27










See Kintex-7 FPGA Data Sheet : DC and AC Switching Characteristics

This has the sequence for powering up the supplies.  
The recommended power-on sequence is VCCINT, VCCBRAM, VCCAUX, VCCIO, and VCCO to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on. The recommended power-off sequence is the reverse of the power-on sequence. If VCCINT and VCCBRAM have the same recommended voltage levels then both can be powered by the same supply and ramped simultaneously. If VCCAUX, VCCIO, and VCCO have the same recommended voltage levels then they can be powered by the same supply and ramped simultaneously.  
The recommended GTX transceiver power-on sequence is VCCINT, VMGTAVCC, VMGTAVTT or VMGTAVCC, VCCINT, VMGTAVTT to achieve minimum current draw. There is no recommended sequencing for VMGTAVCCAUX. Both VMGTAVCC and VCCINT can be ramped up simultaneously. The recommended power-off sequence is the reverse of the power-on sequence to achieve minimum current draw.

VCCAUX\_IO should be connected to VCCAUX in all cases except when needing to run at the highest DDR3 line rates when it should be connected to 2.0V.


Title			
DIGITAL POWER SUPPLIES			
Size	Document Number	Rev	
C	<Doc>	<RevCode>	
Date:	Monday, November 03, 2014	Sheet	9 of 27



Used for DDR on sheet 3 of KC705  
XC7K160T-2FFG676

Gets VCCO from VCC01V8


ADC OUT PINS are placed so that pairs of differential  
pairs are close to each other for timing purposes.



See Sheet 7 of  
KC705

Gets VCCO from VCC01V8

SRCC are single region clocks  
MRCC are multi region clocks




See UG471 Series\_Select IO for info on  
SERDES clocking.


See Sheet 8 of KC705

Gets VCCO from VCC01V8

From 3.3V with series/parallel divider.




From Xilinx, 1.8-volt logic



Could possibly have clocks from one  
ADC provide the clocks for all 3.


Could then not hook up the clocks  
from the other 2.


A compromise could be to hook up  
2 of the 3 clocks.













Title		
ZDOK CONNECTOR		
Size	Document Number	Rev
B	<Doc>	<RevCode>
Date:	Monday, November 03, 2014	Sheet 14 of 27






Note these oscillators are different footprints, voltages, and outputs.




Title		
<Title>		
Size	Document Number	Rev
B	<Doc>	<RevCode>
Date:	Monday, November 03, 2014	Sheet 16 of 27



KC705 Sheet 37  
Digikey 296-23227-ND in stock

Title		
<Title>		
Size	Document Number	Rev
B	<Doc>	<RevCode>
Date:	Monday, November 03, 2014	Sheet 17 of 27






Dual 10 Amp Outputs  
0.7 TO 3.6 VOUT  
KC705 Sheet 38  
Digikey  
PTD08D210WACT-ND  
not in stock

$I = (V - 0.3) / 0.2$  I from 3 A to 10 A  
10A gives 2.3V

Title			<Title>		
Size	Document Number				Rev
B	<Doc>				<RevCode>
Date:	Monday, November 03, 2014			Sheet	19 of 27




Title			<Title>		
Size	Document Number				Rev
B	<Doc>				<RevCode>
Date:	Monday, November 03, 2014		Sheet	20 of 27	1










Title		
FPGA QSPI		
Size	Document Number	Rev
B	<Doc>	<RevCode>
Date:	Monday, November 03, 2014	Sheet 23 of 27



Similar to Bank 117 on Sheet 9 of the KC705  
SFP+ Connector Digikey WM1696CT-ND

Note Pins 21 thru 31 were the grounds  
for CG1, which was the cage which fits  
over the connector.

Now a dual cage is added at layout as a mechanical part.



Note Sheet 22 shows a pin 32 in error.  
See Sheet 22 of the KC705

JUMPER  
1-3: FULL BW RX  
3-5: LOW BW RX  
9: SFP\_TX\_FAULT  
11: SFP\_MOD\_DETECT

JUMPER  
2-4: FULL BW TX  
4-6: LOW BW TX  
7-8: SFP Enable  
10: SFP\_LOS

Title		
SFP CONNECTOR		
Size B	Document Number <Doc>	Rev <RevCode>
Date:	Monday, November 03, 2014	Sheet 24 of 27






See Sheet 29 of KC705 for switches

OUT1PPS  
FPGA\_DONE  
LED5  
LED4  
LED3  
LED2  
LED1  
LED0

OUT1PPS  
FPGA\_DONE  
LED\_5  
LED\_4  
LED\_3  
LED\_2  
LED\_1  
LED\_0



Title		
SWITCHES AND LEDS		
Size	Document Number	Rev
B	<Doc>	<RevCode>
Date:	Monday, November 03, 2014	Sheet 26 of 27



