

Uses Xilinx Kintex XC7K160T-2FFG676

BOARDLAYOUT

Sheet 7

BOARDLAYOUT

BOARDLAYOUT also includes a list of design changes.

FPGA7

Sheet 12

FPGAPOWER

Hooking power to the FPGA

ADCREG

Sheet 5

SYNTH\_PWR

ADC\_ANALOG\_REGULATORS

REG1

Sheet 6

PWRGD5V

FPGA\_REGULATORS

FPGA0

BANK 0

Sheet 11

FPGA\_FCS

FPGA\_FCS

CCLK

QSPI\_IC\_CS\_B

JTAG\_TMS

JTAG\_TDI

JTAG\_TDO

JTAG\_TCLK

FPGA\_PROG\_B

FPGA\_DONE

FPGAJTAG

Contains JTAG Connectors

FPGA14

Sheet 23

CCLK

QSPI\_IC\_CS\_B

FPGA\_PROG\_B

FLASH\_D[3:0]

FLASH\_D[3:0]

QSPIFPGA

Contains SPI Flash for storing the personality

BANK 15

High Range

Sheet 14

FPGA13

BANK 12 High Range

BANK 13 High Range

BANK 14 High Range

JTAG\_TMS

JTAG\_TDI

JTAG\_TDO

JTAG\_TCLK

FPGA\_FCS

FLASH\_D[3:0]

FLASH\_D[3:0]

FPGA\_PROG\_B

TX\_DISABLE0

TX\_DISABLE1

SFP\_STAT[5:0]

SFP\_STAT[5:0]

SCLK0P

SCLK0N

SCLK1P

SCLK1N

SCLK2P

SCLK2N

DONE33V

SCLK[2:0]

PMBUS\_CLK

PMBUS\_ALERT

PMBUS\_CTRL

SM\_FAN\_PWM

PMBUS\_DATA

FPGAZDOK

Contains ZDOK Connector, 1PPS Connector

Contains Clock Generator Synthesizer

Contains the Raspberry Pi Interface

POWER1

SM\_FAN\_PWM

PMBUS\_CLK

PMBUS\_ALERT

PMBUS\_DATA

PMBUS\_CTRL

DIGITAL\_POWER\_SUPPLIES

Contains DC-DC Converters

BANK 16 High Range

BANK 115 GTX

BANK 116 GTX

FPGA116

FPGA\_DONE

TX\_DISABLE0

TX\_DISABLE1

SFP\_STAT[5:0]

SFP\_STAT[5:0]

DONE33V

FPGASFPP

Contains 2 SFP+ Connectors

Contains USB Interface

Contains Clocks and LEDs

BANK 32 High Precision

BANK 33 High Precision

BANK 34 High Precision

FPGA32

Sheet 10

SCLK0P

SCLK0N

SCLK1P

SCLK1N

SCLK2P

SCLK2N

SCLK[2:0]

PMBUS\_CLK

PMBUS\_ALERT

PMBUS\_DATA

PMBUS\_DATA

Contains the 3 ADCs

FPGAADCS

REV C CONTAINS CHANGES FOR THE SECOND VERSION OF THE BOARD.

Title

SMART NETWORK ADC PROCESSOR (SNAP) BOARD

Size

A

Document Number

<Doc>

Rev

C

Date:

Wednesday, February 17, 2016

Sheet


1

of

27

Note 1: Components associated with ADC inputs IP1 and IP3 are on the top side of the board.  
Components associated with IP2 and IP4 are on the bottom side of the board.


Note 2: Layout the board such that the attenuators can be replaced by 0402 zero ohm jumpers.



Title		
SNAP, ADC		
Size	Document Number	Rev
B	<Doc>	C
Date:	Wednesday, February 17, 2016	Sheet 2 of 27


Note 1: Components associated with ADC inputs IP1 and IP3 are on the top side of the board.  
Components associated with IP2 and IP4 are on the bottom side of the board.




Note 2: Layout the board such that the attenuators can be replaced by 0402 zero ohm jumpers.



Note 1: Components associated with ADC inputs IP1 and IP3 are on the top side of the board.  
Components associated with IP2 and IP4 are on the bottom side of the board.


Note 2: Layout the board such that the attenuators can be replaced by 0402 zero ohm jumpers.





rev 2014-1-29: Add a pull-up to the synthesizer regulator.  
rev 2014-1-3: change resistor value from 82K to 82.5K for HMC976s.  
Change connection to HV input of both HMC976s from pull up common with the EN input to a separate DNP resistor.


Title		
SNAP, Analog Regulators		
Size B	Document Number <Doc>	Rev C
Date:	Wednesday, February 17, 2016	Sheet 5 of 27



$V_{OUT} = 0.5 V(1 + R1/R2) + (0.000000015A)(R1)$   
Change from 4.53K and 1K since did not give right voltage.  
 $V_{OUT} = 2.8200V$

5V @ 10A Switching Power Supply  
Powers Raspberry Pi, ADCs

Pins 41 and 42 are large pads in the center of the chip  
Connect PH pins via a small copper island.



There are many large electrolytic capacitors on 12V at the DC-DC converters, so not included here.

1MHz optimal for 12V to 5V

Selects 5V

Sinks low if output Voltage > 6% out of regulation.

Title		
SNAP, FPGA Regulators		
Size	Document Number	Rev
A	<Doc>	C
Date:	Wednesday, February 17, 2016	Sheet 6 of 27



Changes for Rev. C

NOT Done yet  
See the Design Manual for a detailed explanation.

Done  
Fix the footprint of the ZDOK connector so it doesn't have the offset pins.  
On the Xilinx silkscreen label pins from A1 to A26, not A1 to AF26.  
Make the probe points on the back of the Xilinx not covered with laquer.  
Add RFI cage for SFP+ with 19 grounded connections  
Add 22 2-56 mounting holes with electrical connections to ground  
Move J2 (the 12V source), so it does not conflict with U24. Note that the wiring was reversed to do this.  
Change Voltage source of R61 from V5.0 to VADJ\_FPGA to prevent an overvoltage to the Xilinx input, SH 5  
Change Voltage source of R431 from VCC2V5 to VCC3V3 to prevent an overvoltage to the Xilinx input, SH 9  
Modify JTAG connectors J3 & J11 pinout to industry standard, SH 11. A  
Add a 125 MHz oscillator for 1 GbE, SH 15  
Move pin labels on the following resistor for clarity:  
R17, R18, R37, R38, R57, R58  
SYNTHMUXOUT added to connect U21 Synthesizer MUXOUT to Xilinx, SH 8.  
Added connections of SFP status lines to Xilinx, SH 24, 25  
Added connections for ADC, SH xx


Changes for Rev B  
(first manufacturing run)

Change 33 to 1.8V and move ADC 1 to it.  
Use only MRCC clocks for the ADCs  
Move ZDOK to 16 to 14, SPI 14 to 15, and sfp ctrl to 15 to 16  
Redistribute ZDOK pins.  
Change ZDOK to 2.5V VCCO so can use LVDS-25 See UG471.  
Change 100MHZ OSC to 200 MHZ. and eliminate termination resistor.  
Replace 5V linear regulator with a DC-DC converter  
Reduce number of TI Power Supply Controllers from 3 to 2  
Remove C196 which wasn't connected to anything.  
Add J9 as a test connector  
Go to a single dual SFP+ Cage instead of two single cages.  
Add a vertical USB J10 in parallel with horizontal USB J4  
Change U43 from a 128 MByte to a 256 MByte Flash Memory.  
Move the SPI pins to Bank 14 as on the Kintex Evaluation Board.  
Hook up the FPGA\_DONE and FPGA\_PROG\_B pins to the PI header thru level shifters  
Add DNP bypass capacitors to allow for larger Xilinxs  
Move PI signals to Bank 15 with a VCCO of 3.3V.  
Move ZDOK clock lines to match the Roach II.  
Change BOM to give options for 3 Xilinxs.  
Add PU or PD to PD on the ADCs.  
Add Heatsink to BOM  
Add fan power receptacle with PWM  
Arrange ADC Out pin parings so similar lengths.  
Moved CLK\_SEL\_B and CLK\_SEL\_A to bank 15 which has the needed VCCO of 3.3V.  
Install PD and DNP PU on PUDC\_B pin.  
Remove LK\_DET TP3, since there were two test points.  
Add net names V3V3SFPR, V3V3SFPT,V2V5ADC,V5V0DRV,V5V0SYN,V12PWRCTRL,V12D020W,V12D210W,V12D010W  
Have ADC SCLK signals from 3.3V Voltage divider to terminate.  
Move SYNTH\_(CLK,DATA,LE,CE,BE) to 3.3V, then put series/parallel resistor on SYNTH\_CLK.  
Change Footprint of DNP resistors R114,R133,R135,R139 so they match the placed resistors.  
Add zero Ohm resistors R442,R443 and make SENSE... nets for sense lines.  
Fix Pinout of U28,U46, & U47 so it matchs the BOM part number which is SN74AVC4T245RSVR  
Fix typo to add VCC\_3V3SYN to VCC3V3\_SYN net.  
Remove U27 and its resistors. Put in a 6pin vertical J3 and right angle jtag header J11. Move Xilinx Temperature to JP4.  
Add ground test points GNDTP1-5.  
Add a second ground pin to SMATP1 through 16.  
Make Horizontal USB Connector J4 DNP so it won't short to the rail in a box. Also add a 0 Ohm DNP jumper.  
Deleted U25-E26 from net C20, and deleted U25-F25 from net C19.  
To accomdate the new Pi B+, change PI2 from 26 to 40 pins & eliminate P8.




Title		
SNAP, BOARD LAYOUT and Change Log		
Size A	Document Number <Doc>	Rev C
Date:	Wednesday, February 17, 2016	Sheet 7 of 27









VCCAUX\_IO should be connected to VCCAUX in all cases except when needing to run at the highest DDR3 line rates when it should be connected to 2.0V.

Use VCC1V8\_ADC, since goes to bank 32 which has VCC0 = VCC1V8\_ADC


See Kintex-7 FPGA Data Sheet : DC and AC Switching Characteristics

This has the sequence for powering up the supplies.

The recommended power-on sequence is VCCINT, VCCBRAM, VCCAUX, VCCAUX\_IO, and VCC0 to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on. The recommended power-off sequence is the reverse of the poweron sequence. If VCCINT and VCCBRAM have the same recommended voltage levels then both can be powered by the same supply and ramped simultaneously. If VCCAUX, VCCAUX\_IO, and VCC0 have the same recommended voltage levels then they can be powered by the same supply and ramped simultaneously.

The recommended GTX transceiver power-on sequence is VCCINT, VMGTAVCC, VMGTAVTT or VMGTAVCC, VCCINT, VMGTAVTT to achieve minimum current draw. There is no recommended sequencing for VMGTAVCCAUX. Both VMGTAVCC and VCCINT can be ramped up simultaneously. The recommended power-off sequence is the reverse of the power-on sequence to achieve minimum current draw.


Title				
SNAP, DIGITAL POWER SUPPLIES				
Size	Document Number			Rev
C	<Doc>			
Date:	Wednesday, February 17, 2016	Sheet	9 of 27	



Used for DDR on sheet 3 of KC705  
XC7K160T-2FFG676

Gets VCCO from VCC01V8

ADC OUT PINS are placed so that pairs of differential  
pairs are close to each other for timing purposes.



See Sheet 7 of  
KC705


Gets VCCO from VCC01V8

SRCC are single region clocks  
MRCC are multi region clocks


See UG471 Series\_Select IO for info on  
SERDES clocking.

See Sheet 8 of KC705


Gets VCCO from VCC01V8




From 3.3V with series/parallel divider.



From Xilinx, 1.8-volt logic







Title		
SNAP, JTAG and Bank 0		
Size	Document Number	Rev
B	<Doc>	C
Date:	Thursday, February 18, 2016	Sheet 11 of 27












See UG472 7 Series FPGAs  
Clocking Resources User Guide



Title

SNAP, Oscillators

Size

A

Document Number

<Doc>

Rev

C

Date:


Wednesday, February 17, 2016

Sheet


15

of

27




Title			
SNAP, Power1 DCDC8			
Size	Document Number		Rev
B	<Doc>		C
Date:	Wednesday, February 17, 2016	Sheet	16 of 27




Title		
SNAP, Power1 DCDC1		
Size B	Document Number <Doc>	Rev C
Date:	Wednesday, February 17, 2016	Sheet 17 of 27






Title			SNAP, Power1, DCDCx		
Size	Document	Number	Rev		
B	<Doc>		C		
Date:	Wednesday, February 17, 2016	Sheet	19	of	27




Title		
SNAP, Power1, DCDCx		
Size B	Document Number <Doc>	Rev C
Date:	Wednesday, February 17, 2016	Sheet 20 of 27








Title		
SNAP, DIGITAL PWM SYSTEM CONTROLLER		
Size	Document Number	Rev
B	<Doc>	C
Date:	Wednesday, February 17, 2016	Sheet 22 of 27



Title			
SNAP, FPGA QSPI			
Size	Document	Number	Rev
B	<Doc>		C
Date:	Wednesday, February 17, 2016	Sheet	23 of 27
		1	



Similar to Bank 117 on Sheet 9 of the KC705  
SFP+ Connector Digikey WM1696CT-ND


Now a dual cage is added at layout as a mechanical part.

Note Sheet 22 shows a pin 32 in error.  
See Sheet 22 of the KC705

- JUMPER
- 1-3: FULL BW RX
  - 3-5: LOW BW RX
  - 9: SFP\_TX\_FAULT
  - 11: SFP\_MOD\_DETECT

- JUMPER
- 2-4: FULL BW TX
  - 4-6: LOW BW TX
  - 7-8: SFP Enable
  - 10: SFP\_LOS

Title		
SNAP, SFP CONNECTOR		
Size	Document Number	Rev
B	<Doc>	C
Date:	Wednesday, February 17, 2016	Sheet 24 of 27



Similar to Bank 117 on Sheet 9 of the KC705  
SFP+ Connector Digikey WM1696CT-ND  
Now a dual cage is added at layout as a mechanical part.



Note Sheet 22 shows a pin 32 in error.  
See Sheet 22 of the KC705

JUMPER  
1-3: FULL BW RX  
3-5: LOW BW RX  
  
9: SFP\_TX\_FAULT  
11: SFP\_MOD\_DETECT

JUMPER  
2-4: FULL BW TX  
4-6: LOW BW TX  
7-8: SFP Enable  
10: SFP\_LOS

See Sheet 32 of the KC705  
  
Digikey 296-17988-1-ND  
Bi-directional level translator


Title		
SNAP, SFP CONNECTOR		
Size	Document Number	Rev
B	<Doc>	C
Date:	Wednesday, February 17, 2016	Sheet 25 of 27



See Sheet 29 of KC705 for switches

OUT1PPS  
FPGA\_DONE  
LED5  
LED4  
LED3  
LED2  
LED1  
LED0

OUT1PPS  
FPGA\_DONE  
LED\_5  
LED\_4  
LED\_3  
LED\_2  
LED\_1  
LED\_0



Title		
SNAP, SWITCHES AND LEDS		
Size B	Document Number <Doc>	Rev C
Date:	Wednesday, February 17, 2016	Sheet 26 of 27



