CMPEN 270: Digital Design: Theory and Practice

Module 7 Lab: Introduction to Sequential Logic Circuits Due: 2/25/2024

Rocco Leporace, ral5756@psu.edu

Grading Rubric

Criteria	Grade
Initial grade, based on how well the functional specification is met	
Excellent (exceptional achievement) 90-100%	
Good (extensive achievement) 80-89%	/ 25
Satisfactory (acceptable achievement) 72-79%	/ 35
Poor (minimal achievement) 65 to 71%	
Failure (inadequate achievement) 0-64%	
Modification for design documents	
Block diagrams	
State diagrams	
State tables	
Other	
Modification for coding style, comments, efficiency	
Header comments for files	
Other comments (informative but not excessive)	
Proper code indenting, alignment, use of whitespace	
Code is clean (doesn't have commented out code without a good reason)	
Self documenting code (good signal and component names, clear structure, etc.)	
General approach (algorithms)	
Coding details (operations)	
Proper use of components	
VHDL matches design documents	
Other	
Modification for sections in this report	
Design	
Verification	
Evaluation	
Questions	
Other	
Bonus (optional challenge, etc.)	
Penalties	
No grade until all deliverables are submitted, late submission penalty for anything submitted late	
Late submission: (<1 day) -10%, (<1 week) -30%, (<2 weeks) -50%, (>=2 weeks) -99%	
Attachments missing, not in order, instructions not followed: -10%	
Other	
TOTAL (Max is 100% of total points unless specified otherwise in handout)	/ 35
101112 (1144.15 10070 of total points alliess specified otherwise in handout)	7 33

ACKNOWLEDGEMENT

This work is entirely my own and I did not provide any assistance except as noted.

ATTACHMENTS

The following are attached, in this order:

- Circuit implementation for DFF_EN_RESET
- Circuit implementation for Reg_LOAD_CLR_4bit
- Verification worksheet

Be sure to submit all files needed to recreate and test your design (all VHDL files, Tcl test files, and the XDC file). Also be sure to submit your demo video or pictures.

DESIGN

See attached drawings for D flip-flop and register circuit implementations.

VERIFICATION


For this lab, I followed the components file that was given in order to properly set up the vhl files. I would then run the tcl scripts in order to see if there were any errors. If there were errors, I would fix the mistake. If not, I would continue to the next step.


EVALUATION

No performance metrics are required for this lab.

QUESTIONS

There are no questions for this lab.





CMPEN 270: Digital Design: Theory and Practice Lab 7 Verification Worksheet

	TIWE	odes CH ₁₅	12) SW12	sw.					H ₁₁₃)	SW ₆	Buttons	Expected Display Observed Display
		0		0	71.00	0	0		0	7.57	Hold BTNC then press BTNL	8888888 FIN
0	0	0	0	1	0	1	1	0	1	0	press BTNL only	8888888
0	0	0	0	1	0	1	1	0	1	0	press BTNC only	88888888
0	0	0	0	1	0	1	1	0	1	0	press BTNR only	88888888
0	0	0	0	1	0	1	1	0	1	0	Hold BTNC then press BTNL	88888888
0	0	0	0	1	0	1	1	0	1	0	Hold BTNR then press BTNL	88888888
0	0	0	0	1	1	1	1	0	0	0	press BTNL only	88888888
0	0	0	0	1	1	1	1	0	0	0	Hold BTNC then press BTNL	88888888
0	0	0	0	1	1	1	1	0	0	0	Hold BTNR then press BTNL	88888888
1	0	0	1	1	0	0	0	1	1	0	Hold BTNC then press BTNL	88888888
1	0	0	1	1	0	0	0	1	1	0	Hold BTNR then press BTNL	88888888
0	0	0	0	0	0	1	1	1	0	0	FLOH BTAC .	88888888
0	0	0	0	6	i	0	0	0	1	1	Hold BTAC pless BTAL	88888888
0	0	1	(0	0		O	1	0	1	PER BTAK	8888888
1	-	0	0	1	0		0	0	1()	HAR BYNC press BINL	88888888
Ţ	0	1	٥	0	1	10)	1	10		Hold BTILC office STAL	88888888

CMPEN 270 Lab #7 Verification Worksheet Page 1 of 1