

## CMPEN 270: Digital Design: Theory and Practice

### Module 7 Lab: Introduction to Sequential Logic Circuits

Due: 2/25/2024

Rocco Leporace, ral5756@psu.edu

#### Grading Rubric

Criteria	Grade
Initial grade, based on how well the functional specification is met Excellent (exceptional achievement) 90-100% Good (extensive achievement) 80-89% Satisfactory (acceptable achievement) 72-79% Poor (minimal achievement) 65 to 71% Failure (inadequate achievement) 0-64%	/ 35
Modification for design documents Block diagrams State diagrams State tables Other	
Modification for coding style, comments, efficiency Header comments for files Other comments (informative but not excessive) Proper code indenting, alignment, use of whitespace Code is clean (doesn't have commented out code without a good reason) Self documenting code (good signal and component names, clear structure, etc.) General approach (algorithms) Coding details (operations) Proper use of components VHDL matches design documents Other	
Modification for sections in this report Design Verification Evaluation Questions Other	
Bonus (optional challenge, etc.)	
Penalties No grade until all deliverables are submitted, late submission penalty for anything submitted late Late submission: (<1 day) -10%, (<1 week) -30%, (<2 weeks) -50%, (>=2 weeks) -99% Attachments missing, not in order, instructions not followed: -10% Other	
TOTAL (Max is 100% of total points unless specified otherwise in handout)	/ 35

## **ACKNOWLEDGEMENT**

This work is entirely my own and I did not provide any assistance except as noted.

100% Rocco Leporace \_\_\_\_\_

## **ATTACHMENTS**

The following are attached, in this order:

- Circuit implementation for DFF\_EN\_RESET
- Circuit implementation for Reg\_LOAD\_CLR\_4bit
- Verification worksheet

Be sure to submit all files needed to recreate and test your design (all VHDL files, Tcl test files, and the XDC file). Also be sure to submit your demo video or pictures.

## **DESIGN**

See attached drawings for D flip-flop and register circuit implementations.

## **VERIFICATION**

For this lab, I followed the components file that was given in order to properly set up the vhl files. I would then run the tcl scripts in order to see if there were any errors. If there were errors, I would fix the mistake. If not, I would continue to the next step.


## **EVALUATION**

No performance metrics are required for this lab.


## **QUESTIONS**

There are no questions for this lab.

# DFF\_EN\_RESET



Reg\_LOAD\_CLR\_4Bit



**CMPEN 270: Digital Design: Theory and Practice**  
**Lab 7 Verification Worksheet**

Anodes (SWITCH <sub>15,12</sub> )				Segments (SWITCH <sub>11,5</sub> )				Buttons	Expected Display	Observed Display	
SW <sub>15</sub>	SW <sub>14</sub>	SW <sub>13</sub>	SW <sub>12</sub>	SW <sub>11</sub>	SW <sub>10</sub>	SW <sub>9</sub>	SW <sub>8</sub>				
0	0	0	0	0	0	0	0	Hold BTNC then press BTNL	0000	0000	
0	0	0	0	1	0	1	1	press BTNL only	0000	0000	
0	0	0	0	1	0	1	1	press BTNC only	0000	0000	
0	0	0	0	1	0	1	1	press BTNR only	0000	0000	
0	0	0	0	1	0	1	1	Hold BTNC then press BTNL	0000	0000	
0	0	0	0	1	0	1	1	Hold BTNR then press BTNL	0000	0000	
0	0	0	0	1	1	1	1	press BTNL only	0000	0000	
0	0	0	0	1	1	1	1	Hold BTNC then press BTNL	0000	0000	
0	0	0	0	1	1	1	1	Hold BTNR then press BTNL	0000	0000	
1	0	0	1	1	0	0	0	Hold BTNC then press BTNL	0000	0000	
1	0	0	1	1	0	0	0	Hold BTNR then press BTNL	0000	0000	
0000	0011100	Hold BTNC press BTNL	0000	0000							
0000	0100011	Hold BTNC press BTNL	0000	0000							
0011	0010101	Hold BTNC press BTNL	0000	0000							
1100	1010010	Hold BTNC press BTNL	0000	0000							
1010	0110110	Hold BTNC press BTNL	0000	0000							