
Due: Dec 12 2024 ECSE318

Problem 1(40pts):

Figure P1 shows the logic diagram and the corresponding description for a synchronous sequential circuit.



input/line G17 is a primary output.

```
module main(G0,G1,G2,G3,G17);
input G0;
input G1;
input G2;
input G3;
output G17;
        G5,G6,G7,G14,G8,G12,
        G15,G16,G13,G9,G11,G10;
                          (G5,G10);
                          (G6,G11);
         dff1
                 XG2
         dff1
                 XG3
                          (G7,G13);
                 XG4
                          (G14,G0);
         not
                 XG5
                          (G8,G6,G14):
        and
                          (G12,G7,G1);
                 XG6
        nor
                 XG7
                          (G15,G8,G12);
        or
                 XG8
         or
                           (G16,G8,G3);
        nor
                 XG9
                          (G13,G12,G2);
         nand
                 XG10
                           (G9,G15,G16);
        nor
                 XG11
                          (G11,G9,G5);
                           (G10,G11,G14);
         nor
                 XG12
         not
                 XG13
                          (G17,G11);
end
endmodule
```

(b) Circuit description

Figure P1: ISCAS s27 benchmark circuit

The ISCAS benchmark circuit description, shown in **Figure P1**(b), consists of set of lines. Every line describes how one logic gate is interconnected with other gates. For example, line 'G5 = DFF(G10)' indicates the Gate name existence of a D-type Flip-flop with output G5 (connected to the Gate type List of pointers to fanin state line g) and input G10 (connected to d). In this description List of pointer to fanout INPUT (G1)/OUTPUT (G17); indicates that line G1 is a primary Pointer to the next gate

Figure P2: Data record

- a) Write a (C or C++) computer program that reads in the ISCAS circuit description, adds buffers as needed and stores it in the data structure shown in Figure P2. To add buffers, for every fanout branch add a buffer gate and modify your data structure to reflect the change. Figure P3 shows and AND gate with two fanout branches and the AND gate after adding the two buffers. (Add also buffers if needed for output nodes)
- b) For every gate in the modified circuit associate a 'level'. The gate 'level' indicates the distance of that gate from primary inputs or pseudo inputs (D flip-flop Q's). Initially, the level of primary inputs and DFF flip-flops are set to zero. Gates 'level' for other gates are set to a negative value indicating uninitialized 'level'. Then, the a gate 'level', with assigned positive value on all of its inputs, is equal to the maximum 'level' of its inputs plus one. This step



Figure P3: Fanout branches

ECSE318 Due: Dec 12 2024

is repeated until every gate 'level' is assigned a positive number.

c) Your program should prints the following: The total number of gates stored including buffers, the number of gates assigned level n, and a listing of the final stored in the intermediate format shown below.

```
GateType Output GateLevel #faninN fin1 fin2 ... finN #fanoutM fout1 fout2 ... foutM GateName
```

Problem 2 (60pts): The intermediate file consists of lines where each line represents a gate in the circuit.

In this format, each gate has a name except the added buffers.

- (b) Use 3-valued logic { 0, 1, X } to create a two inputs lookup tables for the following gates AND, OR, XOR, and NOT. Gates with more than two inputs can be evaluated by repeated evaluation using the two inputs table lookup.
- (c) Add to every gate structure a pointer 'sched' and set that pointer initially to zero. This pointer should be used to schedule the corresponding gate. Create a dummy gate structure and keep a pointer to it in variable 'dummy_gate'.
- (d) Create an array 'levels' of pointers to a gate structure of size 'max level'. 'max_level' is an integer holding the value of max level in your design. Initially, levels[i] is set to dummy gate for all i's.
- (e) Use 3-valued logic {0, 1, X} to create two inputs lookup tables for the following gates AND, OR, XOR, and NOT. Gates with more than two inputs can be evaluated by more than one table lookup.
- (f) To schedule events due to a change of the state of gate i:
 - a. For each gate f in the fanout list of gate i, if the field 'sched' of gate f is zero, then insert f at the head of the list at the corresponding level. Otherwise, no action is needed (schedule_fanout(gaten) in **Figure P4**).
- (g) Implement the algorithm shown in **Figure P5**. In this algorithm, Flip-Flop do not need to be scheduled:

ECSE318 Due: Dec 12 2024

```
while() {
        print logic values at PI, PO, and States
        read inputs and schedule fanouts of changed
       inputs.
        load next state and schedule fanout.
        while( i < max level) {
            gaten = levels[i];
            while( gaten != dummy_gate ) {
                newstate = evaluate( gate);
                if( new_state != gate.state ) {
                      gate[gaten].state = new_state;
                     schedule_fanout( gaten );
                tempn = gaten;
                gaten = gate[gaten].sched;
                gate[gaten].sched = 0;
                gaten = tempn;
            levels[i] = gaten ;
            i = i + 1;
       }
}
             Figure P5: Simulation Flow
```

Implement the 'evaluate' routine using the two techniques discussed in class:

d) Input scanning:

```
Controlling value 'c' and inversion 'i'

C i

AND 0 0

OR 1 0

NAND 0 1

NOR 1 1
```

e) Table lookup:

```
evaluate(Gn){
    state_fanin0 = gate[ gate[Gn].fanin[0] ].state ;
    gate_type = gate[Gn].gtype;
```

ECSE318 Due: Dec 12 2024

```
if gate_type == INV then return Inv_table[ state_fanin0 ];
if gate_type == BUF then return state_fanin0;
state_fanin1 = gate[ gate[Gn].fanin[1] ].state;
v = Table[gate_type][ state_fanin0 ][ state_fanin1 ]
nfanin = gate[Gn].nfanin;
for( i = 2; i < nfanin; i++) {
    state_fanin0 = gate[ gate[Gn].fanin[i] ].state;
    v = Table[gate[Gn].gate_type][ state_fanin0 ][ v ];
}
If( gate[Gn].i ) return (Inv_table[v]; else return ( v );
}</pre>
```

f) Record the CPU time your program requires to run both examples circuit posted on the website using the input scanning and table-lookup. Compare the two techniques. Here is an input/output for s27

```
input file for s27: G0, G1, G2, G3
       0000
                                                       INPUT :0100
       0010
       0100
                                                       STATE :040
       1000
                                                       OUTPUT :4
       1111
                                                       INPUT : 1000
output file: 4 represents undefined
                                                       STATE
                                                              :041
       INPUT :0000 // G0, G1, G2, G3
                                                       OUTPUT :1
       STATE :444 // G5, G6, G7
       OUTPUT :4 // G17
                                                       INPUT
                                                               :1111
                                                       STATE
                                                               :101
             :0010
       INPUT
       STATE :044
                                                       OUTPUT :1
       OUTPUT :4
```