

Hardware Debugging



Objectives


- > **After completing this module, you will be able to:**
 - >> Understand the key benefits provided by the Vivado logic debug feature
 - >> List various debugging cores and their functionality
 - >> Describe the process of including debug tool sampling cores in the Vivado Design Suite

Outline

- > *Introduction*
- > Logic Debug Cores
- > Logic Debug Probing Flows
- > Summary

Debug and Verification is Critical


- > Debug and verification can account for over 40% of creating a FPGA design
- > Serial nature of debug and verification can make it difficult to optimize
- > Inefficient strategy may result in product launch delay



Recommended Debug Methodology

- > Engineers are trained to solve problems logically
 - >> *Break a problem into smaller parts*
 - >> *Simplify by reducing variables & variation*
 - >> *Make a prediction, verify the results*
 - >> *Plan how and where to debug early in the design cycles*
- > FPGA design is an iterative process
- > Debugging a FPGA design is an iterative process
 - >> **1) Probe**: Adding/modify debug probes
 - >> **2) Implement**: Compile design w/probes
 - >> **3) Analyze**: Look for bugs using probes
 - >> **4) Fix**: Fix any bugs, repeat as necessary

The reconfigurable nature of FPGAs facilitates the iterative debug process




Xilinx Hardware Solutions for Debugging Designs

- > **Hardware debugging tool**
 - >> Vivado logic analyzer for hardware
 - >> Functionally replaces need for external logic analyzer
- > **Now included in the Xilinx tool suite**
- > **A single JTAG connection to the PC can be used for**
 - >> Programming the programmable logic
 - >> Hardware debugging

Vivado Logic Analyzer Feature Overview

- > Run-time software interface for interacting with ILA and VIO cores
- > Supports simultaneous ILA waveform viewers
- > Waveform formats can be saved and applied later for quick configurations



Vivado Logic Analyzer Feature


Common Waveform Viewer

> Shared across Vivado features

- >> Simulator, Logic Analyzer, etc.
- >> Reduces learning curve
- >> Eases transition between features

> New functionality

- >> Cursors and markers w/measure
- >> Zoom mouse gestures
- >> Custom colors
- >> Find next/previous transition
- >> Find signal name
- >> Multiple radix selections
- >> Integrated analog plot w/row resize



Vivado Logic Analyzer Feature

Tcl Scripting


- > **Enables automation of logic debug**
 - >> Uses common Vivado Tcl engine and concepts
 - >> Run tests in interactive or batch mode
 - >> Save results for future viewing
- > **Allows you to create custom functions and tests**
 - >> Create repeatable tests
 - >> Link custom Tcl to toolbar buttons in Vivado IDE
 - >> More easily integrate into custom test environments

```
32 create_debug_core u_ila_0 ila
33 set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
34 set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
35 set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
36 set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
37 set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
38 set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
39 set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
40 set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
41 set_property port_width 1 [get_debug_ports u_ila_0/clk]
42 connect_debug_port u_ila_0/clk [get_nets [list clk_pin_IBUF_BUFG]]
43 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
44 set_property port_width 8 [get_debug_ports u_ila_0/probe0]
45 connect_debug_port u_ila_0/probe0 [get_nets [list {U0/rx_data[0]} {U0/rx_data[1]}]
46 create_debug_port u_ila_0 probe
47 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
48 set_property port_width 1 [get_debug_ports u_ila_0/probe1]
49 connect_debug_port u_ila_0/probe1 [get_nets [list U0/uart_rx_i0/rxd_clk_rx]]
50 set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
51 set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
52 set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
53 connect_debug_port dbg_hub/clk [get_nets clk_pin_IBUF_BUFG]
```

Benefits of Vivado Logic Debug

Simplified Debugging

- > **Single trigger comparator type (a.k.a. “match unit”) per PROBE**
 - >> All comparison types, bit values
- > **No ICON core instantiation required**
 - >> Handled by auto detection and connections during implementation
- > **Most debug parameters are set during runtime**
 - >> Minimize unnecessary re-implementation




**Focus on
debugging the
design,
not on the debug
core!**

Benefits of Vivado Logic Debug

High-level Debugging

- > Flexible, targeted probing of HDL design using MARK_DEBUG property
- > Synthesized design probing in multiple views
- > System-level probing inside of IP integrator view




Debug the design at the appropriate level

Logic Debug Cores



Vivado Integrated Logic Analyzer System

- > **Vivado Design Suite debug cores provide internal visibility to all soft IP**
 - >> Access to hard IP ports
 - >> Accesses all the internal signals, interfaces ports and nodes within the programmable logic (ILA v5.x)
 - >> Stimulus can be applied using the Virtual I/O core (VIO v3.x)
- > **Debugging occurs at, or near, system speeds**
 - >> Debug on-chip using the system clock
- > **Minimize pins needed for debugging**
 - >> Access via the JTAG interface (debug_core_hub)



Vivado Logic Debug IP


> ILA 6.2

- >> Vivado native Integrated Logic Analyzer debug IP core
- >> Netlist insertion support
- >> HDL instantiation support

> VIO 3.0

- >> Vivado native Virtual Input / Output debug IP core
- >> HDL instantiation


ILA 6.2 and VIO 3.0
HDL Instantiation



```
ila_led ila_led_i0 (  
    .clk(clk_pin), // input wire clk  
    .probe0(rx_data_rdy_out), // input wire [0:0] probe0  
    .probe1(led_pins) // input wire [7:0] probe1  
);
```


ILA 6.2
Netlist Insertion

Mark Debug Nets




ILA Core

- > Used for monitoring internal programmable logic signals and ports for post-analysis
- > Multiple configurable ILA trigger units
 - >> Configurable trigger input widths and match types for use with different input signals types
- > Separate data and trigger inputs
- > Sequential triggering
- > Storage qualification
- > Trigger out signal for cross-probing
- > Pre- and post-trigger buffering (capture data before, during, and after trigger condition is met)



VIO Core

- > Support for monitoring and driving internal programmable logic signals in "real time"
- > Probe input unit
- > Probe output unit



Mark Debug

> Besides the IP cores insertion, Vivado logic debugging can be done by making nets in the HDL code using Mark Debug property

> VHDL syntax example

```
attribute mark_debug : string;
```

```
attribute mark_debug of char_fifo_dout: signal is "true";
```

> Verilog Syntax example

```
(* mark_debug = "true" *) wire [7:0] char_fifo_dout;
```

Logic Debug Probing Flows




Vivado Debug Probing Flows

- > **Netlist insertion flow (Highly recommended)**
 - >> Most flexible with high predictability
 - >> Probing at different design levels (HDL, synthesized design, system design)
 - >> Compatible with various tool modes (Project, Non-project)
- > **HDL instantiation flow**
 - >> Traditional flow for highest predictability, moderate flexibility
 - No longer requires ICON core instance
 - >> Probing at HDL design level only
 - >> Compatible with various tool modes (Project, Non-project)
- > **Netlist insertion and HDL instantiation flows can be mixed**


Vivado Debug Tool Access Points

- > **Select Tools > Set up Debug to launch the Vivado Debug Wizard**
- > **Debug tab appears in the Synthesized Design view**
 - >> Click on the Set Up Debug icon to re-launch the wizard
 - Set up Debug
 - Create debug core or port




Selecting Signals to Debug

- > **Multiple ways to select nets in Vivado**
 - >> Netlist view (nets folders)
 - Each level of logic hierarchy
 - >> Schematic
 - >> Find results
- > **Right-click the net and select Mark Debug**
- > **Nets added to Unassigned Nets folder in the Debug tab view**
 - >> Placeholder for probable nets prior to configuring cores
- > **Net name search also in the Set Up Debug Wizard**



Debug Tool Configuration


- > The Vivado tool view displays core content and configuration
 - >> CLK, PROBE
 - >> Signal count
- > Set options for cores and signals in the Properties view



The screenshot shows the 'Debug' window in Vivado. It contains a tree view of debug components. The components are organized as follows:

Name	Driver Cell	Driver Pin	Probe Type
dbg_hub(labtools_xsdmb_v3)			
ila_led_i0(labtools_ila_v6)			
clk (1)			
probe0 (1)			Data and Trigger
probe1 (8)			Data and Trigger
u_ila_0(labtools_ila_v6)			
clk (1)			
probe0 (8)			Data and Trigger


At the bottom, there are tabs for 'Debug Cores' and 'Debug Nets'.



The screenshot shows the 'Cell Properties' window for the 'dbg_hub' component. The 'General' tab is selected, displaying the following information:

Name:	dbg_hub
Reference name:	dbg_hub_CV
Type:	Black Box
Debug core type:	labtools_xsdmb_v3
Number of cell pins:	109
Number of nets:	109


At the bottom, there are tabs for 'General', 'Properties', 'Debug Core Options', and 'De < > > >'.



The screenshot shows the 'Cell Properties' window for the 'dbg_hub' component. The 'Properties' tab is selected, displaying a list of properties:

CLASS	cell
CORE_GENERATION_IN	dbg_hub,labtools_xsdmb_v3
DONT_TOUCH	<input checked="" type="checkbox"/>
IS_BLACKBOX	<input checked="" type="checkbox"/>
IS_DEBUGGABLE	<input checked="" type="checkbox"/>
IS_DEBUG_CORE	<input checked="" type="checkbox"/>
IS_MATCHED	
IS_ORIG_CELL	
IS_PRIMITIVE	
IS_REUSED	
IS_SEQUENTIAL	
NAME	dbg_hub

At the bottom, there are tabs for 'General', 'Properties', 'Debug Core Options', and 'De < > > >'.



The screenshot shows the 'Cell Properties' window for the 'dbg_hub' component. The 'Debug Core Options' tab is selected, displaying the following options:

C_USER_SCAN_CHAIN	1
C_CLK_INPUT_FREQ_HZ	300000000
C_ENABLE_CLK_DIVID...	<input type="checkbox"/>

Below the table, there is a text box that says 'Select an option above to see a description of it'.

At the bottom, there are tabs for 'General', 'Properties', 'Debug Core Options', and 'De < > > >'.

Summary



Summary

- > **Vivado Logic debug features integration, common wave viewer, and Tcl command**
- > **Debugging is an integral and important component of embedded system development**
- > **The Vivado logic analyzer provides various cores to view the inside of a design—from individual signals to bus-level activities**
 - >> ILA core
 - >> VIO core
- > **The Debug Configuration Wizard simplifies hardware connections and logic analyzer peripheral inclusion**
- > **Three Vivado logic debug flows**
 - >> HDL Instantiation
 - >> Netlist insertion
 - >> Mark Debug in netlist, schematic, and HDL

Adaptable. Intelligent.

