Xilinx Design Constraints





Objectives

> After completing this module, you will be able to:

- >> Assign pin locations using the I/O Planner
- >> Describe static timing paths
- >> Create real and virtual clocks
- >> Create appropriate input and output delays
- >> Use virtual clocks for input and output delays
- >> Use the Constraints Wizard



Outline

- > Pin Constraints
- > Timing Constraints
 - Period
 - >> Input Delay
 - Output Delay
 - >> Virtual Clocks
- > Constraints Wizard
- > Summary





Pin and Clock Planning

> Pin and clock planning often happens early in the project

- >> Decisions here can have significant effects throughout the design
 - Excessive clock skew
 - Poor I/O timing
 - Timing-hazardous clock domain crossing
 - Less flexible design placement
 - Fewer clocking resource choices
 - Poor logic placement
 - Excessive routing delays
 - Reduced device utilization


> Pin and clock planning should be considered together

- >> Choices made for clock pins affect clocking timing and resources choices
- Choices made for data pins affect clock pin placement decisions



Design View Layouts

- > Several default view layouts available
 - >> Toolbar pull-down (I/O Planning, Clock Planning, Floorplanning, etc)
- Designs load with "Design Analysis" view by default
- Use "I/O Planning" for easy access to I/O planning functions
 - Adds Package view, clock resources, I/O ports, package pins






I/O Planning Project

> When creating a new project from the Getting Started page you have the option to create an I/O planning project without RTL

- >> This allows testing of pin assignments
 - I/O banking rules
 - Avoid ground bounce
 - The I/O Planner performs error checking for your pinout
- >> However, it is recommended that you have RTL associated
 - Error checking is better






Launching I/O Planner with RTL

- > This flow is used if you already have a RTL project created
 - >> Synthesize the design
 - Open synthesized design by clicking Open Synthesized Design
 - Open the I/O Planner by selecting the I/O Planning view from the drop-down box on the horizontal toolbar

This allows you to view and/or enter the I/O locations and properties





I/O Planner

> I/O Planner performs error checking on the design pin layout

- >> This requires rules-based I/O assignments
 - DRC provides guidance for pin assignments connecting to dedicated FPGA logic (microprocessor, MGT, or differential pairs, for example)
 - Noise analysis (to avoid ground bounce)
 - Verify I/O banking rules
- Semi or fully automatic pin assignment capabilities
 - Xilinx recommends that you place timing-critical ports before allowing automatic pin assignment of the remaining pins
- Supports grouping-related pins to simplify I/O interface management



I/O Planner Layout View


 I/O Planner allows you to view both the Die and Package views so that you can understand the I/O bank relationship with your logic


> Package and Device views

- Sraphically displays package pins, die pads, and I/O banks
- I/O ports can be assigned within either of these two views

> Package Pins view

- Displays I/O package specifications and assignment status
 - Allows you to see the Trace delays, pin type, voltage standard, and differential pair partners
- Can display pins as a group, in an I/O bank, or as a list
- As you drag across the display, icons show pin and I/O bank placement status








Package View

> The colored areas between the pins display

the I/O banks

> Show differential pairs


Clock-capable pins (□),
 VCC (■), GND (■),
 no connection (■),
 XADC (⑤),
 Temperature Sensor (■)





I/O Ports View

- > Displays all I/O ports defined in the project
- > Groups buses into expandable folders
- > Can be displayed as groups of buses and interfaces or as a list
- > Most I/O port assignment is initiated from this view
- > Icons indicate I/O port direction and status





set_property command

> Use set_property command

```
>> set_property PACKAGE_PIN T22 [get_ports led_pins[0]]
>> set_property IOSTANDARD LVCMOS33 [get_ports led_pins[0]]
Or
>> set_property -dict {PACKAGE_PIN H17 IOSTANDARD LVCMOS33} [get_ports {
    led pins[0] }]
```




Timing Constraints





Static Timing Paths and I/O

- > Static timing paths start at clocked elements and end at clocked elements
 - >> Paths from internal flip-flop to internal flip-flop are constrained by clock
- Inputs and outputs of the FPGA are not start-points/end-points of static timing paths
 - >> By default, any logic between a primary I/O and an internal clocked element are not part of a complete static timing path
 - >> Without additional commands, no setup/hold checks are done on logic associated with I/O






Timing Constraints - Period





Clocks

- > Clocks are periodic signals
- > Clocks have certain attributes
 - >> Period
 - Nominal time from rising edge of the clock to the next rising edge of the clock
 - >> Duty cycle
 - Ratio of the high time to the low time of the clock
 - >> Jitter
 - Variation of the period from its nominal value
 - >> Phase
 - Position of the rising edge





Clocks as Objects

- > In XDC clocks are primary objects
- > Clocks have properties
 - >> NAME is the name of the clock
 - Will be user assigned or auto generated depending on the clock
 - >> PERIOD is the period of the clock
 - >> WAVEFORM describes the position of the edges of the clock
 - >> IS_GENERATED, IS_VIRTUAL are flags that describe how the clock was created
 - >> SOURCE_PINS are the pins/ports/nets which the clock is attached to



Creating Clocks

> Clocks are created with the create_clock Tcl command


- >> create clock -name <name> -period <period> <objects>
- >> <period> is the period of the clock
- >> <name> is the user assigned name for the clock
- >> <objects> are the list of pins, ports, or nets to which to attach the clock
- >> If <objects> is not present (or is a null list), the clock will not be attached to any objects, and will be a virtual clock



Clock Waveform

> Clocks can be created with edges at different positions

- >> Allows for the description of clocks with phase offsets and clocks with different duty cycles
- >> Uses the -waveform <edges> option
 - <edges> is a list of numbers representing the times of successive edges
 - The first number is the time of the first rising edge
 - Default is 0.00 for the rising edge and PERIOD/2 for the falling edge





Setting Jitter

- > The Vivado Design Suite timing engine allows for two sources of jitter
 - >> System Jitter: Jitter introduced by the clocking network inside the FPGA
 - A single value for all clocks in the system
 - Set with the set system jitter command
 - set_system_jitter <value>
 - <value> is the jitter in time units (nanoseconds)
 - >> Input Jitter: Jitter that exists on the input clock
 - Set independently for each clock source
 - Set with the set input jitter command
 - set_input_jitter <clock_name> <value>
 - <clock_name> is the name of a clock (not the clock object)
 - <value> is the jitter in time units
- > Both sources of jitter will be combined appropriately in STA calculations



Clock Latency

- > The latency of the clock can be controlled with the set_clock_latency Tcl command
 - >> set clock latency -source <latency> <objects>
 - >> <latency> is the latency to apply
 - >> <objects> is the list of clocks, ports or pins to which to apply the latency
- The latency is an additional clock delay that is added between the clock object and the pin, port, or net to which the clock is attached
 - >> If the set_clock_latency specifies a clock object, the latency is added to all destinations of the clock
 - >> If the set_clock_latency specifies a port or pin, it applies to all clocks that go through that port or pin
 - If the port or pin has more than one clock associated with it, the -clock <clocks> option can be used to specify which clocks to apply the latency to




Options of the set_clock_latency Command

- > The set_clock_latency command has several options
 - >> -rise: The specified latency applies only to the rising edge of the clock
 - >> -fall: The specified latency applies only to the falling edge of the clock
 - >> -min: Specifies the latency to apply when the shortest path is used
 - >> -max: Specifies the latency to apply when the longest path is used
- > If the -min/-max are not specified, the latency applies to both min and max
- > If the -rise/-fall are not specified the latency applies to both rise and fall



Creating Clocks using the GUI


- The Timing Constraint window can be opened using the menu Window > Timing Constraints
 - A clock can be created by double clicking on the Create Clock, or a new row in the Create Clock table
- > Alternatively can be set via the Constraints Wizard
 - >> Covered later in this presentation





The Create Clock Wizard


Name of clock to be created





Handling Clock Objects

- Clocks can be attached to pins, ports, and nets
 - Specify the list of pins, ports, or nets which are to be attached to the clock when the clock is created
- Once created, clock objects can be gotten using the get_clocks command
 - >> get clocks <name>
 - Returns list of clocks that match <name>
 - <name> may include wildcards
 - Has similar options as the other get_* commands
 - -regexp
 - -filter <expression>
 - -of_objects <object>





Timing Constraints – Input Delay






Synchronous Input Interfaces

- > Most interfaces to an FPGA use synchronous communication
 - >> FPGA and the device driving the FPGA have some shared timing reference
 - This is usually a common clock or a related clock
- > Complete static timing path through an input
 - >> Starts at a clocked element in the driving device
 - Referenced to a clock provided to the driving device
 - >> Ends at a clocked element in the FPGA
 - Referenced to the clock that propagates to the destination clocked element in the FPGA
 - >> Propagates through the elements between them
 - CLK > Q of the external device
 - Board propagation time
 - Port of the FPGA
 - Combinatorial elements in the FPGA before the destination clocked element



Completing the Static Timing Input Path

- > To complete the static timing path, you need to describe the external elements to the Vivado static timing engine
 - >> What clock is used by the external device
 - >> Delay between the external device's clock and the arrival at the input port of the FPGA
 - Includes the CLK > Q time of the external device and the board delay





set_input_delay Command


- > set_input_delay command supplies the information required to complete the static timing path
 - >> set input delay -clock <clock name> <delay> <objects>
 - <clock name> is the name of the clock used by the external device
 - Can be a real or virtual clock
 - Can be the *name* of a clock; does not need to be a clock object
 - Can use a clock object if desired
 - <objects> is the list of objects to which to attach the set input delay
 - Usually a set of input and/or inout ports
 - Usually uses the get_ports command or the all_inputs command
 - <delay> is the delay from <clock name> to the attached <objects>
 - Includes the external device and board delay



Using a Common Clock

- > A set input delay can be related to an already existing clock
 - >> Can be the clock attached to the FPGA clock pin
- > Value used for the set input delay is the sum of
 - >> Clock to out of the external source
 - >> Trace delay on the board

create_clock -name SysClk -period 10 [get_ports ClkIn]
set_input_delay -clock SysClk 4 [get_ports DataIn]





set_input_delay example


-10 ns Periodcreate_clock -name SysClk -period 10 [get_ports ClkIn] ClkIn set input delay -clock SysClk 4 [get ports DataIn] 4ns **Current Data** DataIn Board Data Path Delay **Board Delay** Device p_0_out_inferredi_0 Datain_IBUF[0]_inst DataIn[7:0] clk_core_i0 Destination Source Clock Clock Delay cliknetwork, int Delay mmcm_adv_inst LIGHT CLIGHTSTOPPED SysClk CLK_IN1 CLK_OUT1 ClkIn CLKOUTOB-CLKDUT1 CLKOUT18 CLKOUT2 CLKOUT28 CLKOUTSB CLKDUT4 CLKOUTS. DO[15:0] LOCKED



Minimum and Maximum Delays

- > By default, each input port can have one maximum delay and one minimum delay
 - >> Maximum delay is used for the setup check
 - >> Minimum delay is used for the hold check
- > Without the -max or -min option, the value supplied is used for both

```
create_clock -name SysClk -period 10 [get_ports ClkIn]
set_input_delay -clock SysClk 4 [get_ports DataIn]
set_input_delay -clock SysClk -min 2 [get_ports DataIn]
```






Multiple Input Delays on the Same Port

- > An input can have multiple set input delay commands associated with it
 - >> Use the -add delay option
 - >> Results in multiple static timing paths to check


```
set_input_delay -clock ClkA 3 [get_ports DataIn]
set_input_delay -clock ClkB 4 [get_ports DataIn] -add_delay
```





Creating Input Delays Using the GUI

- > Timing Constraint window can be opened by selecting Window > Timing Constraints
 - Clock can be created by double-clicking Set Input Delay, or a new row in the Set Input Delay table
- > Alternatively can be set via the Constraints Wizard
 - >> More details to follow in this presentation






Set Input Delay Wizard

- > Separate constraint is required for the maximum and minimum
 - >> Wizard retains its options between invocations, making it easy to specify the minimum after the maximum has been specified








Timing Constraints - Output Delay





Completing the Static Timing Output Path

- > To complete the static timing path, you need to describe the external elements to the Vivado Design Suite static timing engine
 - >> What clock is used by the external device
 - Delay between the output port of the FPGA and the external device's clock
 - Includes the required time of the external device and the board delay





set_output_delay Command


- > set_output_delay command supplies the information required to complete the static timing path
 - >> set output delay -clock <clock name> <delay> <objects>
 - <clock name> is the name of the clock used by the external device
 - Can be a real or virtual clock
 - Can be the name of a clock; does not need to be a clock object
 - Can use a clock object if desired
 - <objects> is the list of objects to which to attach the set output delay
 - Usually a set of output and/or inout ports
 - Usually uses the get_ports command or the all_outputs command
 - <delay> is the delay from the attached <objects> to the external device's clock
 - Includes the external device's requirements and board delay



External Setup and Hold Requirements

- > External devices need a setup and hold time around the clock
 - >> set output delay -max specifies the required setup time
 - >> set_output_delay -min specifies the negative of the required hold time


```
create_clock -name SysClk -period 10 [get_ports ClkIn]
set_output_delay -clock SysClk 1 [get_ports DataIn]
set_output_delay -clock SysClk -min -0.5 [get_ports DataIn]
```





Complete Output Static Timing Path


- > Output static timing path is segmented slightly differently
 - >> Data path delay ends at the port of the FPGA
 - >> Destination clock path traces back through the board device to the port of the FPGA






Multiple Output Delays on the Same Port

- > An output can have multiple set output delay commands associated with it
 - >> Use the -add delay option
 - >> Results in multiple static timing paths to check








Creating Output Delays Using the GUI


- > Timing Constraint window can be opened by selecting Window > Timing Constraints
 - Clock can be created by double-clicking Set Output Delay, or a new row in the Set Output Delay table
- > Alternatively can be set via Constraints Wizard
 - >> To be covered later in this presentation






Set Output Delay Wizard

- > Separate constraint is required for the maximum and minimum
 - Wizard retains its options between invocations, making it easy to specify the minimum after the maximum has been specified







Timing Constraints - Virtual Clocks





Clocks for Input and Output Delay

- > Clock specified by the set_input_delay and set_output_delay can be any clock from the clock database
 - >> Manually created clock attached to a clock input port of the FPGA
 - >> Derived clock generated inside the FPGA
 - This is legal, but rarely useful
- > Sometimes the proper clock to use does not already exist
 - >> Virtual clocks can be created solely for the purpose of specifying input and output delays



Reasons for Virtual Clocks

- > There are many reasons for using virtual clocks for clocking I/O
 - >> Device external to the FPGA uses a different clock than the FPGA
 - Runs at a different frequency
 - Maybe a multiple/division of the FPGA clock
 - Maybe the frequency of an internal FPGA clock generated by an MMCM/PLL
 - >> Has a different delay path on the board
 - Maybe has a clock buffer chip on the board
- > XDC provides powerful mechanisms for describing clocks
 - >> Remember, all clocks in XDC are related by default




Creating Virtual Clocks

- > Virtual clocks are created with create_clock
 - >> Created clock is not attached to any design objects
 - >> create_clock -name <name> -period <period>
 - <period> is the period of the clock
 - <name> is the user assigned name for the clock
 - >> Can use the -waveform option
- > Can specify jitter with the set_input_jitter command
- > Can set clock latency with the set_clock_latency -source command
- Virtual clocks are placed in the design database and can be accessed like other clocks
 - >> Can be seen via the report clocks command
 - >> Can be accessed by the get clocks command



Input Static Timing Path with External Buffer

```
create_clock -name SysClk -period 10 [get_ports ClkIn]
create_clock -name VirtClk -period 10
set_clock_latency -source 1 [get_clocks VirtClk]
set_input_delay -clock VirtClk 4 [get_ports DataIn]
```






Constraints Wizard





The Constraints Wizard

- Can only be launched after either Synthesis or Implementation
 - Allows Vivado to identify and suggest timing constraints
 - Writes the constraints into the XDC file via the Timing Constraints Editor
 - >> Not mandatory but HIGHLY recommended
- > User flexibility
 - >> The user has the choice to ignore the selected constraints
 - The wizard can be launched even if timing constraints have already been entered into the XDC file






The Constraints Wizard, Primary Clock

- > Defines the input clock waveform
 - >> Object
 - >> Name
 - Frequency (MHz)
 - >> Period (ns)
 - >> Rise At (ns)
 - >> Fall At (ns)
- The resultant Tcl command can be previewed at the bottom of the wizard








The Constraints Wizard, Generated Clocks


- > Vivado analyzes design to locate clocks derived from the master clock
- Covers derived clocks from a main clock source
 - >> MMCM/PLL
 - >> Clock buffers
 - STS (UltraScale)





The Constraints Wizard, Input Delays


- > Another way to specify Input Delays
 - Identifies input signals/interfaces going into the FPGA
- > Defines delay parameters
 - >> tco_min
 - >> trce_dly_min
 - >> tco_max
 - >> trce_dly_max





The Constraints Wizard, Output Delays

- > Another way to specify Output Delays
 - Identifies output signals/interfaces from the FPGA
- > Defines delay parameters
 - >> tsu
 - >> trce_dly_min
 - >> thd
 - >> trce_dly_max





The Constraints Wizard: Other Constraints

> Forwarded Clocks

The Forwarded Clocks constraint covers clock reference for output signals associated with "downstream" devices clocked by an FPGA output pin

> External Feedback Delays

>> Pertinent if the MMCM/PLL feedback loops used in the design is routed out of the FPGA and back into the device via input and output ports

> Combinatorial Delay

>> Cover paths that traverse the FPGA without being captured by any sequential elements

> Physically Exclusive Clock Groups

>> Define clocks that do not exist in the design at the same time

> Logically Exclusive Clock Groups with No Interaction

Define logically exclusive clocks that do not have paths between each other outside of shared sections (such as clock trees)

> Logically Exclusive Clock Groups with Interaction

Define logically exclusive clocks that have paths between each other, only clocks limited to the shared clock tree sections are logically exclusive


> Asynchronous Clock Domain Crossings

Define paths that transfer data between two clocks without a known phase relationship



The Constraints Wizard: Non-Applicable Constraints


Constraints that are not applicable to the design do not have any options shown in the wizard (blank grey screen)





The Constraints Wizard: Constraints Summary

- The final screen of the wizard summarizes all the constraints selected for insertion into the XDC file
 - Generated constraints are not immediately applied to the target XDC
 - On Finish options allow for follow-up operations
 - View Timing Constraints
 - Create Timing Summary Report
 - Create Check Timing Report
 - Create DRC report using only timing checks





Summary





Summary

- > The I/O Planner view in the Vivado IDE provides an easy-to-use interface for assigning pin locations
- > Use I/O Planning project for pin planning early in the design analysis
 - DRC checking
 - >> SSO analysis
 - >> Verify I/O banking rules
- > Static timing paths start at clocked elements and end at clocked elements
- Static timing paths are analyzed for setup and hold violations at both fastest and slowest process corners
- > Clocks are objects
- > Clocks can be created with the create clock command



Summary

- > set_input_delay and set_output_delay commands provide the details to complete the static timing path
- > set_input_delay specifies the clock of the driving component and the delay to the port
- > set_output_delay specifies the clock of the receiving component and the delay to the port
 - >> -max is the required setup time
 - >> -min is the negative of the required hold time
- > Port can have one -min and one -max by default
- > Additional delays can be specified with the -add_delay option
- > I/O delays can be specified with respect to virtual clocks
- > The Constraints Wizard is a powerful tool for creating constraints pertinent to the design

