


SUBROUTINE

REENTRANT - MULTIPROCESSING



4!

RECURSIVE

FACTORIAL EXAMPLE

$$R1 \cdot 1 \cdot 2 = 2$$

$$R1 \cdot 2 \cdot 3 = 6$$

$$R1 \cdot 6 \cdot 4 = 24$$

FACT(N) pass in and out by value

VAR TEMP: INT
SAVE THE REGISTERS →

BEGIN


IF N=1 return 1

BASE CASE

ELSE TEMP:=# N-1

RETURN N * FACT(TMP)

END



Initialize a Stack

STACK: .BLKW 1000.

START: MOV #2000, SP or MOV #START, SP

only if nothing is
in between

Boolean Data Type (TRUE/FALSE)

AND, OR, NOT, XOR - SUB, BNE

PDP-II is word and byte addressable but not bit addressable

BIC src,dst

BIT CLEAR (BYTE)

BICB src,dst

(dst) $\leftarrow \neg(src) \wedge (dst)$

N: HOB

Z: if 0

V: Always 0

C: unchanged

BICB X,Y

Y 0000 0001
X 0000 0001

$\neg X \wedge Y$

1111 0110 \wedge 0000 0001 = 0000 0000

0000 0000 \rightarrow (dst)

clears any bit in Y where the corresponding
bit in X is 1

Packing - Storing multiple values
in one word or byte

Y 1111 0000

X 0101 0101

$\neg X$ 1010 1010

(dst) \leftarrow 1010 0000

BIS src,dst BIT SET (BYTE)

BISC src,dst

$O(N)$ divide algorithm

Due week from Tues ^{Nov. 5th}

Non-Restoring Division

Do another example by hand
due Thursday 7th

X = dividend

Y = divisor

Q = quotient $\rightarrow q_{15} q_{14} \dots q_1 q_0$

{The 16 bit quotient is made up of bits $q_{15} q_{14} \dots q_1 q_0$ }

R = remainder

N = number of bits in word = 16.

1. Concatenate N zeroes to X getting D, i.e., make it **double precision**.

Set i to N-1

2. Subtract $2^i * Y$ from D call this result {note: this requires **double precision subtraction** and **double precision** $2^i * Y$ }

3. If the result is negative $q_i = 0$ {bit i of quotient gets set to 0}

If the result is non-negative $q_i = 1$

$i := i - 1$

If $i = -1$ then goto step 5 else goto step 4

4. If result is negative add $2^i * Y$ to result to form new D {again **double precision** needed here}
else subtract $2^i * Y$ from result to form new D

Goto step 3

5. If the result is non-negative result is remainder.

If the result is negative add Y to result to get remainder

Work an example by hand. Use 6 bit integers for this example. This must be done in **binary**,

For this assignment you **may not** use MUL or DIV

X:	.BLKW	1	;IN - 2's compl ≥ 0 Dividend
Y:	.BLKW	1	;IN - 2's compl ≥ 0 Divisor
Q:	.BLKW	1	;OUT - X div Y or (-32768. as error) Quo
R:	.BLKW	1	;OUT - X mod Y or (-32768. as error) Remainder

Non zero positive integers only

Don't even have to test negative

$rexp(m, n)$

if $n=0$ then return 1

else if even(n) then return (square($rexp(m, n/2)$))

else return ($m * rexp(m, n-1)$)

0	Return Address
2	Place for result
4	N
6	m

MPOWN	H2	21 13	2112
m	H0	21 10	2110
N	H6	21 06	2106
STACK	H4	2000	2000

$rexp$: TST N

BEQ Z ; return 0

MOV N, R1
CLR R0

DIV R0, #2.

TST R1 ; Divide N by 2 and look at the remainder


BEQ EVEN; if n is even ($r=0$)

:if N is odd



EVEN:

Z:



Locality	Spacial	Temporal
$N \Delta t$	likely to access things near N	likely to access N again

BICB

BICB src,dst

BIC src,dst

$$(dst) \leftarrow \neg(src) \wedge (dst)$$

X 1111 0000 \rightarrow 0000 1111 BICB X Y

Y 1010 1010 \rightarrow ^ 1010 1010

0000 1010 \rightarrow 0000

Write Bits

BISB src,dst

1111 0000

BIS src,dst

1010 1010

$$(dst) \leftarrow (src) \vee (dst)$$

1111 1010 $\cancel{(dst)}$

logic

(*) Neg \rightarrow 2's comp

(*)

Com dst

ComB dst \rightarrow 1's comp logical negation (NOT)

BIT src,dst

(Like TST but for bits)

BITB src,dst

$$(src) \wedge (dst)$$

N - HOB Z - if allo U - G C - Not Changed


Rotate

ROL(B) dst

ROR(B) dst

ROL

ROT



Arithm

IASH ~~ds~~ src,dst

ASC ~~ds~~ src,dst


Arithmetic Shift \rightarrow Java shift (multiple shifts)

ASC \rightarrow double precision



ASC #1, dst \rightarrow left shift by 1

ASC #3,dst \rightarrow right shift by 3


IO/Secondary Storage



Some BUS(SES) to connect it all together



Additional registers to store information



Asynchronous System

Driver has to take data out of buffer register before the next key is hit


So Device Driver monitors status register that says "hey there's a character"

Device Drivers

Programmed I/O, Polling

STATUS BIT, character ready to retrieve

, & device ready for command



Busy Wait

Just ask the Status over and over until something happens

- Uses all of the CPU waiting for input


↳ still used sometimes when CPU has nothing else to do
when waiting for input

→ low cost driver implementation

Interrupts (Vector Driven)

Interrupt Driven Device Driver

1. Complete current instruction



2. Save (PC) and (PSW) so we

can come back

- save on SP's stack

Hardware calls interrupt
service routine, Not

3. Goto interrupt vector, put

allowed to use most registers

stored addr of ISR → (PC)


to save on state information

PSW bits → (PSW)

4. ~~RTI~~ RTI → Return from interrupt

from SP's stack restore (PC) and (PSW)

Not all interrupts are equal. So we need to add priority



Masked Interrupt


But what stops Prog 1 from accessing or manipulating Prog 2 or using the Driver Controllers being used by other processors.

Only one CPU, can't run OS and prog at the same time so we need hardware

Primitive - Bound Registers

[] Low Bound Address

[] High Bound Address



User Programs
can't use the
halt command
cause that would
kill the OS and
other programs too

Hard drive uses main memory to buffer the blocks of data

This requires another processor built into the Device Controller

DMA DC → Direct Memory Access Device Controller


- extra register to hold Main memory buffer address

- extra register to hold read block size is common

- cycle stealing - hard drive gets priority main memory access

due to its time sensitive nature

1.067 mm



$$> R \rightarrow \# R_{c,d,\square} \xrightarrow{C} \%$$

D
↓
y

0000	0
0001	1
0010	2
0011	3
0100	4
0101	5
0110	6
0111	7
1000	8
1001	9
1010	0
1011	1
1100	2
1101	3
1110	4
1111	5

$$S \rightarrow \% \cdot T$$

$$T \rightarrow AB TAB$$

$$T \rightarrow \#$$

① Generate unordred

$$\% A^n B^n \# A^n B^n$$

$$(\% (AB)^n \# (AB)^n)$$

$$BA \rightarrow AB$$

② order it

$$\% A \rightarrow a$$

$$aA \rightarrow aa$$

$$aB \rightarrow ab$$

$$bB \rightarrow bb$$

$$\# A \rightarrow a$$

③ convert A to a
and B to b

Gen aabbbaabb

$$S = \% T$$

$$\% \# \rightarrow \epsilon$$

$$\% AB TAB$$

$$\% ABAB TABAB$$

$$\% ABAB \# A B A B$$

$$\% A A B B \# A A B B$$

$$a A B B \# a A B B$$

$$a a B B a a B B$$

$$a a B B a a B B$$

$$a a b b a a b b$$

①

②

③

Gen ϵ

$$S = \% T$$

$$\% \#$$

ε

$$L = \{a^n : n \geq 0\}$$

$$S \Rightarrow \# a \%$$

$$\# \Rightarrow \# D$$

$$D_a \Rightarrow aaD$$

$$D \% \Rightarrow \%$$

$$\# \Rightarrow \epsilon$$

$$\% \Rightarrow \epsilon$$

Compute Complement

$$S_0 110111S$$

~~$S \Rightarrow S_1 \Rightarrow \emptyset S$~~

$$S_0 \Rightarrow 1S$$

$$SS \Rightarrow \epsilon$$

Increment

$$0S \rightarrow T_1$$

$$1S \rightarrow S_0$$

$$SS \rightarrow I$$

Seek
first zero

There is
no zero

$$0T \rightarrow T_0$$

$$1T \rightarrow T_1$$

$$ST \rightarrow \epsilon$$

Flip and
carry

Given grammar or turing machine

↳ run input, is it accepting

Build turing machine to accept a given language

Classify Language (Context Free, Regular, Not Context Free)

↓

PDA

Not Regular
↳ Pumping Lemma

↓


FSM

Regular Expression

↓

Context free
Pumping Lemma


Context free intersect regular \rightarrow context free



$$15 - 20kI_H = 0$$

$$\therefore I_H = \frac{15}{2000} = 750 \mu\text{A}$$

$$15 - 20kI_H - 1kI_E = 0$$



~~4.82205~~

$$15 - I_H 20k - I_G 10k = 0$$

$$15 - (I_B + I_G) 20k - 10k(I_G) = 0$$

$$-20kI_B - 20kI_G - 10kI_G = -15$$

$$-20kI_B - 30kI_G = -15$$

$$-20kI_B - 20kI_G - V_{CE} - 1kI_E = -15$$

$$-20kI_G - 1kI_E - V_{CE} = 4.76$$

$$15 - (I_B + I_G) 20k - \cancel{4.82205} - 1kI_E = 0$$

V_{CE}

$$-20kI_B - 20kI_G - 1kI_E = -15 + .795 = -14.205$$

$$1kI_E - 1kI_B - I_E - V_{CE} = 0$$

$$I_A - I_B - \frac{V_{CE}}{1k} = 14.469$$

$$-20k - 1k - 1 = 4.76$$

$$-20k - 30k - 0 = -15$$

$$15 - I_G 1k - V_{CE} - 1kI_E = 0$$

$$-1k(I_E - I_B) - 1k(I_E) = -14.205$$

$$-1kI_B - 2kI_E = -14.205$$

$$-20 - 30 - 0$$

CS 435 Final Exam Topics

will be told context and regularity
prove it

1. Regular languages


- (a) construct a deterministic FSM
- easier form of* (b) construct a nondeterministic FSM
- (c) prove a language is not regular

2. Context-free languages

- (a) construct a PDA
- (b) write a context-free grammar
- (c) prove a language is not context-free

3. Decidable languages

- (a) construct a TM
- (b) write an unrestricted grammar



c) $\{x \# y : x, y \in \{0,1\}^* \text{ and } x \neq y\}$

Context Free not regular. We can create a context free grammar or Push Down Automata that accepts this language

S \rightarrow ~~T~~ TH | RT

H \rightarrow TL | A

R \rightarrow RT | A

T \rightarrow 0 | 1

A \rightarrow TAT | #

use pumping lemma to show it is not regular

9/10

Theory of Comp

Adam Stammer

13 - Non Context Free Languages | a, b, c

1. ~~Is~~ Regular? Context Free? Prove your answer

a) $L = \{xy : x, y \in \{a, b\}^* \text{ and } |x| = |y|\}$

Regular. We could say that the above language is
combinations of a and b with an even length. This is something
we can track with a ~~simple~~ simple FSM.

$$w = \{aa^u abu bbu ba\}^*$$

b) $\{(ab)^n | a^n b^n : n > 0\}$

$$(ab)^k \underset{\textcircled{1}}{a}^k \underset{\textcircled{2}}{b}^k$$

Not context free.


(1,1) if pumped up when odd it puts the letters out of order
if pumped up when even we don't have enough a's ~~or b's~~ or b's
in the next region to match

(2,2) pump up once and $|region 2| > |region 3|$

(3,3) pump up once and $|region 2| < |region 3|$

(1,3) This would make $|vxy|$ greater than k

(1,2) Depending on where ~~they fall in ab~~ pumping up once
would either put the region 1 letters out of order or put more
a's or b's in region 1 than regions 2 and 3 respectively



$$15 - 20kI_H - 10kI_G = 0$$

$$-20kI_H - 10kI_G = -15$$

I_E, I_G, I_H, I_C

$$15 - 20k(I_H) - 7 - 1kI_E = 0$$

$$-20kI_H - 1kI_E = -14.3$$

$$15 - 1kI_C - 1kI_E = 0$$

$$-1kI_E - 1kI_C = -14.3$$

I_H	I_G	I_C	I_E	b
-20k	-10k	0	0	-1.5
-20k	0	0	-1k	-14.3
0	0	-1k	-1k	-15
1	-1	1	-1	0

~~$I_E = (I_H - I_G) + I_C = I_E$~~

$$I_H - I_G + I_C - I_E = 0$$

$A \setminus b =$	351.16 mA
	797.67 mA
	7.72326 mA
	7.27674 mA

Sequential or Random Access

- ↳ In order
- magnetic tape

Random Access - read in any order

Direct access - read in any order in the same amount of time

Row hammer attacks

Stack smashing - Buffer Overflow

Heap Spray

STACK: .BLKW 1000

START: MOV #START, SP

SUB #8., SP
MOV N, 4(SP)
MOV #RA, 0(SP)

JMP SUB

RA: MOV 6(SP), MPowN
ADD #8., SP
HALT

SUB: TST 4(SP)
BRE Zero
MOV 4(SP), R1
CLR R0

DIV #2., R0
TST R1 ; Look at the remainder
BRE EVEN

ODD: SUB #8., SP
MOV 14(SP), 6(SP)

EVEN:

N 4122
M 4124
MPowN 4126

ZERO: MOV #1., Z(SP)
JMP@0(SP)

- Control Computers
- Power
 - Supplies/Connectors
 - Low / High Power
 - Turret Terminals
- Temperature Sensors
- Digit Display for Debugging
- Implementation
 - o Zeus2
 - Existing Equipment
 - New Cards
 - 2-4 Wire DC Bridge
 - 4 Wire AC Bridge
 - PID Controller

Summary/Conclusions-

- Important take aways
- Next Steps
 - o Manufacturing
 - o Programming Control Software
 - Bandwidth Tests
 - o OSF
 - o

Abstract:

HARDWARE.astronomy Housekeeping Box (H.aHkBox)

Here we present the HARDWARE.astronomy Housekeeping Box (H.aHkBox). The H.aHkBox is a low-cost open-source temperature monitoring and control system. It employs existing open-source devices (e.g Arduino, RaspberryPi) to reduce costs while also limiting the complexity of the development. The H.aHkBox features a chassis with a variety of capabilities, a control computer, and 10 expansion slots that can be populated by expansion cards. The first deployment of the H.aHkBox will be for the ZEUS-2 submillimeter grating spectrometer. As such the modular cards will include AC and DC excited 4-wire bridges, 2-wire bridge, and PID controller card. The system can output up to 200W, and achieve sub-millikelvin temperature sensing accuracy. Design, firmware, software and parts list will be published online allowing for other projects to adopt the system and create custom expansion cards as needed. Here we provide an overview of the project, initial layout of the chassis, electrical design, and specifications, as well as a proto-type expansion card.

Outline:

Introduction

- Hardware.Astronomy (Open Source)
- Zeus2
 - o Existing Equipment
 - High Cost
 - Largely Deprecated
- FIGURES
 - o Picture of zeus2
 - o Current box,
 - o comparable off the shelf

Requirements

Design

- Overview
- Mechanical
- Electrical
 - o Requirements
 - o Expansion Cards (Slots)
 - Connectors
 - Teenies
 - IO
 - 9 4 pin channels
 - 1 2 pin High power channel
 - Intercommunication
 - I2C x2 (Rpi, Arduino)
 - SPI Parallel (High Speed)
 - Prototyping Card
 - Breadboarding
 - o Backplane Features

		REVEN	
0		2	
2		1	
4			
6			
8			
10			
12		4	
14		1	

$$N=4$$

$$M=1$$

N	Z	V	C
0	0	0	0
0	1	0	0
0	0	0	0

R0	*	2	0
R1	*	2	1
R2			
R3			

0		ADD	/
2		*	2
4		*	0
6		2	
8	0	RA	
10	2	2	
12	4	1	
14	6	2	

M.P.DOWN

N	Z	V	C
0	0	0	0
0	0	0	0
0	1	0	0

~~N=3~~

$m=2$

$N=1$

# POSS	
0	1
2	X 0
4	2
6	REVEN
8	X 1
10	2
12	FA
14	2
16	2

R0	X 4 2 0
R1	X 0 8 1
R3	

$$M = 2$$

$$N = 2$$

$$\begin{matrix} N & \geq & V & C \\ 0 & 0 & 0 & 0 \end{matrix}$$

4226 4224 4212 4210 4204 N 4222 4176

4230 4224 4214 4212 4206 M 4124 4260

4232 4230 4216 4214 2210 MP OWN 4168 4202

READY	
0	X 1
2	X 0
4	1
6	FA
8	X 1
10	1
12	1
14	1

m=1	R0	X 0
N=1	R1	X 1
	R3	

$$\begin{matrix} N & \geq & V & C \\ 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \end{matrix}$$

$$m=1 \quad R0 \quad X 0$$

$$N=1 \quad R1 \quad X 1$$

$$R2 \quad 0$$


$$R3 \quad 1$$

$$0$$

$$1$$

READY	
0	X 1
2	X 0
4	1
6	FA
8	X 1
10	1
12	1
14	1

m=1	R0	X 0
N=1	R1	X 1
	R2	0
	R3	1



N 4230 4230 4226
 M 4232 4232 4230
 MPWN 4234 4234 4232

N 4232 4240
 M 4234 4242
 MPWN 4236 4244

Today is Tues Nov. 17th Week From Thursday

2^{14+2}

Recursive Exponentiation

Assume that m and n are two non-negative integers. The following computes m^n

function rexp(m, n)

```
if n = 0 then return(1)
else if even(n) then return( square( rexp(m, n/2) ) )
else return ( m*rexp(m,n-1) )
```

end function rexp

You need to write a driver program and a recursive subroutine.

Label the first instruction in the driver program START:

To run your program, address START needs to be in the PC.

Label the first instruction of the subroutine REXP:

Separate the driver and subroutine by a block of comments.

The driver program builds the activation record and then calls the subroutine.

The subroutine should implement the recursive algorithm defined above.

The driver program needs a stack for the activation records.

Create one by starting your program as follows.

```
.TITLE      Recursive Exponentiation
.BLKW       1000.
START:     MOV         #START, SP ; initialize stack pointer
           ; to address START
```

→ go start.
Not go 0. Be sure you start executing the program at address START, not zero.

Activation Record

Offset

0	Return address	<--- SP
---	----------------	---------

2	Place for result
---	------------------

4	Value of N
---	------------

6	Value of M
---	------------

8 OLD RA

10 OLD RESULT

12 OLD N

14 OLD M

$$\begin{array}{l} (3,3) \quad (3,2) \quad (3,1) \\ 3 * ((3 \quad | \quad)) \\ 3 * 3^2 = 3 * 3 * 3 = 27 \end{array}$$

$$\begin{array}{l} \text{rexp}(4,1) \\ m * \text{rexp}(m, n-1) \\ 4 * 1 = 4 \end{array}$$

	RABD
0	X 0
2	2
4	RABEN
6	X 2
8	1
10	2
12	RA
14	2
16	2
	X 2
	X 2

M=2	R0	X X 0
M=3	R1	X X 1
N=2	R2	X 0 X X 0 X 0 X 0
Z^2=4?	R3	X X 0 X 0 X 0

CT X X 0
X X 0

✓ N ≠ V C

0	RABD
2	X 0
4	3
6	RABEN
8	3
10	3
12	RA
14	2
16	3

M=3	R0	X X X 0
N=2	R1	X X 1
Z^2=27?	R2	X X 3
N ≠ V C	R3	B 0

CT 3



$M \times N = \text{PROP}$ (Program) or something


Prod: BLkw 1 716 bit 2's comp non neg

Char: BLkw 5

express your answer as 5 ASCII characters
with leading zeros base₁₀ and print to screen
worth 5 program points


Due Tuesday after break





Using just NOR gates we can build an and gate

A	B	X	Y	C
0	0	1	1	0
0	1	1	0	0
1	0	0	1	0
1	1	0	0	1



± n T w Th F ±

20 21 22 23

24 25 26 27 28

5

12

19

26


3 4

2 3

Can I get computer science research credit for
a computer heavy physics research project
- work with physics professor

Can I find project funding as an undergrad?
Get paid for a non credit research project

1. Fetch → inc. PC after moving instruction to instr. reg.
2. ~~Decode~~ → is it a good operand? what is it
3. Execute → fetch operands, do op, and store result
4. Immediately goto 1.

Clock 

Control Unit → what to do when by manipulating Bus Gates, so the data goes to the correct register

→ HARDWIRED - built into the hardware with discrete components

→ requires recall for mistakes/design flaws

→ faster than software based Control Unit

→ quickly becomes "too" complicated

→ MICROCODED ("MICROENGINE")

→ program steps rather than hardwired

→ allows for software patches rather than rewiring

→ CONTROL STORE (OFTEN REWRITABLE)

→ MICROCODE

→ Player Piano Roll analogy ("Horizontal Microcode")

→ Defines your instruction set

(MUL could be implemented via hardware functional units in the microcode)

→ Maybe you add MUL FU later, the machine language code doesn't change, the microcode does

Machine
language

3
2
1
0
1
2
3
4
5
6
7
8
9
F

Microcode

"Vertical" → reg. to reg. transfers

→ almost a very very simple machine language

→ more common in modern computers

IBM AS4 compiled to Vertical Microcode

IBM MOPEL 360

↳ started the concept of a family of CPUs


↳ all run the exact same machine language

Even though the performance is vastly different

PPP-II

80-90 instructions

8 addressing modes



Complex Instruction Set Computer

(CISC)

Pipeline CPU

↳ do more than one operation at a time

F D E

F D E

F D E

↳ operations that do much more than one step (eg AVG implemented in microcode)

→ timing differences between

operands is much greater

AVG >> DIV >> ASL

Fetch the next instruction

↳ AVG >>> ASL

when you are decoding the last one.

If the adjacent instructions

Decode the next instruction

take dramatically ~~more~~ different amounts of time, it's very

white you execute the next, 3 instructions "running" at the same time.

hard to pipeline the CPU

Very hard with CISC

To make pipelining easier,

they created RISC

Reduced Instruction Set Computer (ARM) ↳ Instr. Timing very very close

RISC (Reduced Instruction Set Computer)

- ↳ Instruction timing is very close to each other
- less addressing modes, mostly register to register
 - ↳ very large sets of registers (48, 64 common)
- Can break up into more than 3 phases (FDE)
 - ↳ 4 or 5 so parallelization is increased

The Pentium Chronicles - Bob Colwell (Good Speaker)
The Pentium Book - Bob Colwell
Chief Architect of Pentium

Bill Wolf
C. mmp