Hardware Debugging





Objectives

- > After completing this module, you will be able to:
 - >> Understand the key benefits provided by the Vivado logic debug feature
 - >> List various debugging cores and their functionality
 - >> Describe the process of including debug tool sampling cores in the Vivado Design Suite



Outline


- > Introduction
- > Logic Debug Cores
- > Logic Debug Probing Flows
- > Summary





Debug and Verification is Critical

- Debug and verification can account for over 40% of creating a FPGA design
- Serial nature of debug and verification can make it difficult to optimize
- Inefficient strategy may result in product launch delay






Recommended Debug Methodology

- > Engineers are trained to solve problems logically
 - >> Break a problem into smaller parts
 - >> Simplify by reducing variables & variation
 - >> Make a prediction, verify the results
 - >> Plan how and where to debug early in the design cycles
- > FPGA design is an iterative process
- > Debugging a FPGA design is an iterative process
 - >> 1) Probe: Adding/modify debug probes
 - >> 2) Implement: Compile design w/probes
 - >> 3) Analyze: Look for bugs using probes
 - >> 4) Fix: Fix any bugs, repeat as necessary

Fix Bug

Find Bug



The reconfigurable nature of FPGAs facilitates the iterative debug process




Xilinx Hardware Solutions for Debugging Designs

- > Hardware debugging tool
 - >> Vivado logic analyzer for hardware
 - >> Functionally replaces need for external logic analyzer
- > Now included in the Xilinx tool suite
- > A single JTAG connection to the PC can be used for
 - >> Programming the programmable logic
 - >> Hardware debugging



Vivado Logic Analyzer Feature Overview

- > Run-time software interface for interacting with ILA and VIO cores
- > Supports simultaneous ILA waveform viewers
- > Waveform formats can be saved and applied later for quick configurations





Vivado Logic Analyzer Feature


Common Waveform Viewer

> Shared across Vivado features

- >> Simulator, Logic Analyzer, etc.
- >> Reduces learning curve
- >> Eases transition between features

> New functionality

- >> Cursors and markers w/measure
- >> Zoom mouse gestures
- >> Custom colors
- >> Find next/previous transition
- Find signal name
- >> Multiple radix selections
- Integrated analog plot w/row resize





Vivado Logic Analyzer Feature Tcl Scripting

Enables automation of logic debug

- >> Uses common Vivado Tcl engine and concepts
- >> Run tests in interactive or batch mode
- >> Save results for future viewing

> Allows you to create custom functions and tests

- >> Create repeatable tests
- Link custom Tcl to toolbar buttons in Vivado IDE
- More easily integrate into custom test environments


```
32 | create debug core u_ila_0 ila
    set property ALL PROBE SAME MU true [get debug cores u ila 0]
    set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
    set property C_ADV_TRIGGER false [get debug cores u ila 0]
    set property C_DATA_DEPTH_1024 [get_debug_cores_u_ila_0]
    set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
    set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
    set property C TRIGIN EN false [get debug cores u ila 0]
    set property C TRIGOUT EN false [get debug cores u ila 0]
    set property port width 1 [get debug ports u ila 0/clk]
    connect debug port u ila O/clk [get nets [list clk pin IBUF BUFG]]
    set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
    set property port width 8 [get debug ports u ila 0/probe0]
    connect debug port u ila 0/probe0 [get nets [list {VO/rx data[0]} {VO/rx data[1]}
    create_debug_port u_ila_0 probe
    set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila O/probe1]
    set_property port_width 1 [get_debug_ports u_ila_0/probe1]
    connect_debug port u_ila_0/probel [get_nets [list U0/uart_rx_i0/rxd_clk_rx]]
    set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
    set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
    set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
53 | connect_debug_port dbg_hub/clk [get_nets clk_pin_IBUF_BUFG]
```



Benefits of Vivado Logic Debug

Simplified Debugging

- > Single trigger comparator type (a.k.a. "match unit") per PROBE
 - >> All comparison types, bit values
- > No ICON core instantiation required
 - >> Handled by auto detection and connections during implementation
- > Most debug parameters are set during runtime
 - >> Minimize unnecessary re-implementation






Benefits of Vivado Logic Debug

High-level Debugging

> Flexible, targeted probing of HDL design using MARK_DEBUG property

- > Synthesized design probing in multiple views
- System-level probing inside of IP integrator view

Debug the design at the appropriate level



EXILINX.


Logic Debug Cores





Vivado Integrated Logic Analyzer System

- > Vivado Design Suite debug cores provide internal visibility to all soft IP
 - >> Access to hard IP ports
 - Accesses all the internal signals, interfaces ports and nodes within the programmable logic (ILA v5.x)
 - Stimulus can be applied using the Virtual I/O core (VIO v3.x)
- Debugging occurs at, or near, system speeds
 - >> Debug on-chip using the system clock
- > Minimize pins needed for debugging
 - Access via the JTAG interface (debug_core_hub)






Vivado Logic Debug IP

> ILA 6.2

- >> Vivado native Integrated Logic Analyzer debug IP core
- >> Netlist insertion support
- >> HDL instantiation support

> VIO 3.0

- >> Vivado native Virtual Input / Output debug IP core
- >> HDL instantiation








probel(led_pins) // input wire [7:0] probel

ILA Core


- > Used for monitoring internal programmable logic signals and ports for post-analysis
- > Multiple configurable ILA trigger units
 - >> Configurable trigger input widths and match types for use with different input signals types
- > Separate data and trigger inputs
- > Sequential triggering
- Storage qualification
- > Trigger out signal for cross-probing
- > Pre- and post-trigger buffering (capture data before, during, and after trigger condition is met)





VIO Core

- > Support for monitoring and driving internal programmable logic signals in "real time"
- > Probe input unit
- > Probe output unit





Mark Debug

- > Besides the IP cores insertion, Vivado logic debugging can be done by making nets in the HDL code using Mark Debug property
- > VHDL syntax example

```
attribute mark_debug : string;
attribute mark_debug of char_fifo_dout: signal is "true";
```

> Verilog Syntax example

```
(* mark_debug = "true" *) wire [7:0] char_fifo_dout;
```



Logic Debug Probing Flows






Vivado Debug Probing Flows

- Netlist insertion flow (Highly recommended)
 - >> Most flexible with high predictability
 - >> Probing at different design levels (HDL, synthesized design, system design)
 - Compatible with various tool modes (Project, Non-project)
- > HDL instantiation flow
 - >> Traditional flow for highest predictability, moderate flexibility
 - No longer requires ICON core instance
 - Probing at HDL design level only
 - >> Compatible with various tool modes (Project, Non-project)
- > Netlist insertion and HDL instantiation flows can be mixed



Vivado Debug Tool Access Points


- > Select Tools > Set up Debug to launch the Vivado Debug Wizard
- > Debug tab appears in the Synthesized Design view





Selecting Signals to Debug


- > Multiple ways to select nets in Vivado
 - >> Netlist view (nets folders)
 - Each level of logic hierarchy
 - >> Schematic
 - >> Find results
- > Right-click the net and select Mark Debug
- Nets added to Unassigned Nets folder in the
 - Debug tab view
 - Placeholder for probable nets prior to configuring cores
- Net name search also in the Set Up Debug Wizard








Debug Tool Configuration

- > The Vivado tool view displays core content and configuration
 - >> CLK, PROBE
 - >> Signal count
- > Set options for cores and signals in the Properties view











Summary





Summary

- > Vivado Logic debug features integration, common wave viewer, and Tcl command
- Debugging is an integral and important component of embedded system development
- > The Vivado logic analyzer provides various cores to view the inside of a design—from individual signals to bus-level activities
 - >> ILA core
 - >> VIO core
- > The Debug Configuration Wizard simplifies hardware connections and logic analyzer peripheral inclusion
- > Three Vivado logic debug flows
 - >> HDL Instantiation
 - >> Netlist insertion
 - >> Mark Debug in netlist, schematic, and HDL



Adaptable. Intelligent.



