```
1
 2
     -- Company:
 3
    -- Engineer:
 4
    -- Create Date: 12:41:02 05/20/2021
 5
 6
    -- Design Name:
    -- Module Name: C:/Xilinx/14.7/VHDL Design Project/TB TrafficLights.vhd
 7
    -- Project Name: VHDL Design Project
 8
    -- Target Device:
 9
    -- Tool versions:
10
11
     -- Description:
12
1.3
     -- VHDL Test Bench Created by ISE for module: TrafficLights
14
15
     -- Dependencies:
16
     -- Revision:
17
18
     -- Revision 0.01 - File Created
19
     -- Additional Comments:
20
     -- Notes:
21
22
     -- This testbench has been automatically generated using types std logic and
23
     -- std logic vector for the ports of the unit under test. Xilinx recommends
    -- that these types always be used for the top-level I/O of a design in order
24
25
     -- to guarantee that the testbench will bind correctly to the post-implementation
26
     -- simulation model.
2.7
28
     LIBRARY ieee;
29
    USE ieee.std logic 1164.ALL;
30
    -- Uncomment the following library declaration if using
31
     -- arithmetic functions with Signed or Unsigned values
32
33
     --USE ieee.numeric std.ALL;
34
     ENTITY TB TrafficLights IS
35
36
     END TB TrafficLights;
37
38
    ARCHITECTURE behavior OF TB TrafficLights IS
39
40
         -- Component Declaration for the Unit Under Test (UUT)
41
        COMPONENT TrafficLights
42
43
        PORT (
44
              reset : IN std logic;
45
              clock : IN std logic;
              FourHzPulse : IN std logic; -- 4Hz Pulse --
46
47
              Flash : IN std logic; -- Train Button --
              TrafficGreen: IN std logic; -- Car Button --
48
              PedGreen: IN std logic; -- Pedestrian Button --
49
50
              MotorEnable: OUT std logic; -- Enable The Stepper Motor To Rotate --
              MotorClockwise: OUT std logic; -- Direction Of Rotation For Stepper Motor--
51
             HTrafficLightOutput : OUT std logic vector(1 downto 0); -- Output for
     Horizontal Traffic Light --
             VTrafficLightOutput : OUT std logic vector(1 downto 0) -- Output for
53
     Vertical Traffic Light --
54
            );
55
       END COMPONENT;
```

```
56
 57
 58
         --Inputs
         signal reset : std logic := '0';
 59
         signal clock : std logic := '0';
 60
 61
         signal FourHzPulse : std logic := '0';
         signal Flash : std logic := '0';
 62
 63
         signal TrafficGreen : std logic := '0';
         signal PedGreen : std logic := '0';
 64
 65
 66
         --Outputs
 67
         signal MotorEnable : std logic;
 68
         signal MotorClockwise : std logic;
 69
         signal HTrafficLightOutput : std logic vector(1 downto 0);
 70
         signal VTrafficLightOutput : std logic vector(1 downto 0);
 71
 72
         -- Clock period definitions
 73
         constant clock period : time := 10 ns;
 74
 75
      BEGIN
 76
 77
         -- Instantiate the Unit Under Test (UUT)
 78
         uut: TrafficLights PORT MAP (
 79
                reset => reset,
80
                clock => clock,
81
                FourHzPulse => FourHzPulse,
82
                Flash => Flash,
83
                TrafficGreen => TrafficGreen,
84
                PedGreen => PedGreen,
 85
                MotorEnable => MotorEnable,
 86
                MotorClockwise => MotorClockwise,
 87
                HTrafficLightOutput => HTrafficLightOutput,
 88
                VTrafficLightOutput => VTrafficLightOutput
 89
              );
 90
 91
         -- Clock process definitions
 92
         clock process :process
 93
         begin
 94
            clock <= '0';
 95
            wait for clock period/2;
 96
            clock <= '1';
 97
            wait for clock period/2;
98
         end process;
99
         -- 4 Hz Pulse --
100
101
         FourHzPulse process :process
102
         begin
            FourHzPulse <= '0';</pre>
103
104
            wait for 2.5 ns;
105
            FourHzPulse <= '1';
106
            wait for clock period/2;
107
         end process;
108
109
         -- Stimulus process
110
         stim proc: process
111
         begin
112
            -- hold reset state for 100 ns.
```

TB_TrafficLights.vhd

```
113
            reset <= '1';
114
            wait for 100 ns;
            reset <= '0';
115
116
117
            -- insert stimulus here --
118
119
             -- When Train Button Is Pressed --
120
            wait for clock period*10;
121
             Flash <= '1';
122
             TrafficGreen <= '0';</pre>
123
             PedGreen <= '0';</pre>
124
125
             -- When Car Button Is Pressed --
126
            wait for clock period*10;
             Flash <= '0';
127
128
             TrafficGreen <= '1';</pre>
129
            PedGreen <= '0';</pre>
130
131
             -- When Pedestrian Button Is Pressed --
132
            wait for clock period*10;
133
             Flash <= '0';
             TrafficGreen <= '0';</pre>
134
135
            PedGreen <= '1';</pre>
136
            -- When Train Button Is Pressed --
137
             wait for clock period*10;
138
139
             Flash <= '1';
140
            TrafficGreen <= '0';</pre>
141
            PedGreen <= '0';</pre>
142
143
            wait;
144
         end process;
145
146 END;
```