```
Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
--> Parameter xsthdpdir set to xst
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
--> Reading design: Traffic.prj
TABLE OF CONTENTS
 1) Synthesis Options Summary
 2) HDL Compilation
 3) Design Hierarchy Analysis
 4) HDL Analysis
 5) HDL Synthesis
   5.1) HDL Synthesis Report
 6) Advanced HDL Synthesis
   6.1) Advanced HDL Synthesis Report
 7) Low Level Synthesis
 8) Partition Report
 9) Final Report
______
* Synthesis Options Summary *
______
---- Source Parameters
Input File Name
                           : "Traffic.prj"
```

: mixed Ignore Synthesis Constraint File : NO

---- Target Parameters

Output File Name : "Traffic"

: NGC Output Format

Target Device : CoolRunner2 CPLDs

---- Source Options Top Module Name : Traffic Automatic FSM Extraction : YES FSM Encoding Algorithm : Auto Safe Implementation : No Safe Implementation : No Mux Extraction : Yes : YES Resource Sharing

---- Target Options

Add IO Buffers : YES
MACRO Preserve : YES
XOR Preserve : YES
Equivalent register Removal : YES

---- General Options

: Speed : 1 Optimization Goal Optimization Effort Keep Hierarchy : Yes
Netlist Hierarchy : As\_Optimized

RTL Output : Yes
Hierarchy Separator : /
Bus Delimiter : <>

Case Specifier : Maintain

Verilog 2001 : YES

---- Other Options

Clock Enable : YES wysiwyg : NO

\_\_\_\_\_\_

-----

\* HDL Compilation \*

Compiling vhdl file "C:/Xilinx/14.7/TrafficLight\_Project/SyncButton.vhd" in Library work. Architecture behavioral of Entity syncbutton is up to date.

Compiling vhdl file "C:/Xilinx/14.7/TrafficLight\_Project/TimerReset.vhd" in Library work. Architecture behavioral of Entity timerreset is up to date.

Compiling vhdl file "C:/Xilinx/14.7/TrafficLight Project/Timer.vhd" in Library work.

Architecture behavioral of Entity timer is up to date.

Compiling vhdl file "C:/Xilinx/14.7/TrafficLight\_Project/MotorController.vhd" in Library work.

Architecture behavioral of Entity motorcontroller is up to date.

Compiling vhdl file "C:/Xilinx/14.7/TrafficLight\_Project/TrafficLights.vhd" in Library work. Architecture behavioral of Entity trafficlights is up to date.

Compiling vhdl file "C:/Xilinx/14.7/TrafficLight\_Project/TrafficTopLevel.vhd" in Library work.

Entity <traffic> compiled.

Entity <traffic> (Architecture <behavioral>) compiled.

\_\_\_\_\_\_

\* Design Hierarchy Analysis \*

Analyzing hierarchy for entity <Traffic> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SyncButton> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <TimerReset> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Timer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MotorController> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <TrafficLights> in library <work> (architecture <behavioral>).

-----

\* HDL Analysis \*

Analyzing Entity <Traffic> in library <work> (Architecture <behavioral>). Entity <Traffic> analyzed. Unit <Traffic> generated.

Analyzing Entity <SyncButton> in library <work> (Architecture <behavioral>). Entity <SyncButton> analyzed. Unit <SyncButton> generated.

Analyzing Entity <TimerReset> in library <work> (Architecture <behavioral>). Entity <TimerReset> analyzed. Unit <TimerReset> generated.

Analyzing Entity <Timer> in library <work> (Architecture <behavioral>). Entity <Timer> analyzed. Unit <Timer> generated.

Analyzing Entity <MotorController> in library <work> (Architecture <behavioral>). Entity <MotorController> analyzed. Unit <MotorController> generated.

Analyzing Entity <TrafficLights> in library <work> (Architecture <behavioral>). Entity <TrafficLights> analyzed. Unit <TrafficLights> generated.

```
* HDL Synthesis *
```

Performing bidirectional port resolution...

Synthesizing Unit <SyncButton>.

Related source file is "C:/Xilinx/14.7/TrafficLight\_Project/SyncButton.vhd". Found finite state machine <FSM 0> for signal <State>.

Summary:

inferred 1 Finite State Machine(s).

Unit <SyncButton> synthesized.

Synthesizing Unit <TimerReset>.

Related source file is "C:/Xilinx/14.7/TrafficLight\_Project/TimerReset.vhd". Found finite state machine <FSM 1> for signal <state>.

Summary:

inferred 1 Finite State Machine(s).

Unit <TimerReset> synthesized.

Synthesizing Unit <Timer>.

Related source file is "C:/Xilinx/14.7/TrafficLight Project/Timer.vhd".

```
Found 1-bit register for signal <MotorPulseOutput>.
   Found 10-bit up counter for signal <counter>.
   Found 10-bit up accumulator for signal <MotorCount>.
   Found 10-bit comparator equal for signal <MotorCount$cmp eq0000> created at line 84.
   Found 5-bit up counter for signal <timekeeper>.
   Summarv:
      inferred 2 Counter(s).
       inferred 1 Accumulator(s).
       inferred 1 D-type flip-flop(s).
       inferred 1 Comparator(s).
Unit <Timer> synthesized.
Synthesizing Unit <MotorController>.
   Related source file is "C:/Xilinx/14.7/TrafficLight Project/MotorController.vhd".
   Found finite state machine <FSM 2> for signal <State>.
   ______
   | States
                      | 4
   | Transitions
                     | 16
                     | 3
   | Inputs
   | Outputs
                     | 4
                    | MotorPulseInput
                                              (rising edge)
   | Clock
   | Reset
                     | reset
                                               (positive)
   | Reset type | asynchronous | Reset State | s0
   | Power Up State | s0
| Encoding | automatic
   | Implementation | automatic
   ______
   Summarv:
    inferred 1 Finite State Machine(s).
Unit <MotorController> synthesized.
Synthesizing Unit <TrafficLights>.
   Related source file is "C:/Xilinx/14.7/TrafficLight Project/TrafficLights.vhd".
   Found finite state machine <FSM 3> for signal <State>.
   ______
                     | 3
   | States
   | Transitions
                     | 9
   | Inputs
                     | 3
   | Outputs
                     | 3
                    | clock
   | Clock
                                               (rising edge)
  | reset | reset | reset | asynchronous | Reset State | traffic_green | Power Up State | flash_amber | Encoding | automatic
                                               (positive)
   Summary:
    inferred 1 Finite State Machine(s).
Unit <TrafficLights> synthesized.
Synthesizing Unit <Traffic>.
   Related source file is "C:/Xilinx/14.7/TrafficLight Project/TrafficTopLevel.vhd".
Unit <Traffic> synthesized.
```

\_\_\_\_\_\_

```
Macro Statistics
                                        : 2
# Counters
10-bit up counter
                                        : 1
5-bit up counter
                                        : 1
# Accumulators
                                        : 1
10-bit up accumulator
                                        : 1
# Registers
                                        : 1
1-bit register
                                        : 1
# Comparators
10-bit comparator equal
                                        : 1
______
______
                 Advanced HDL Synthesis
______
Analyzing FSM <FSM 3> for best encoding.
Optimizing FSM <TrafficLight/State/FSM> on signal <State[1:2]> with johnson encoding.
State | Encoding
______
flash amber | 00
traffic green | 01
ped green | 11
-----
Analyzing FSM <FSM 2> for best encoding.
Optimizing FSM <StepperModule/State/FSM> on signal <State[1:2]> with sequential encoding.
______
State | Encoding
______
s0
    | 00
s1 | 01
    | 11
s2
s3 | 10
Analyzing FSM <FSM 1> for best encoding.
Optimizing FSM <TimerResetting/state/FSM> on signal <state[1:2]> with johnson encoding.
State | Encoding
______
train | 00
car | 01
pedestrian | 11
______
Analyzing FSM <FSM 0> for best encoding.
Optimizing FSM <ButtonInput/State/FSM> on signal <State[1:3]> with user encoding.
_____
             | Encoding
_____
          | 000
gateclose
             | 001
gateopencar
gateopenped
             | 010
             | 011
trainpassed
trainpassing
             | 100
             | 101
pedestrianpassing | 110
```

There are a library country in Da	=======================================		
Advanced HDL Synthesis Re	port		
Macro Statistics			
# FSMs		: 4	
# Counters		: 2	
10-bit up counter 5-bit up counter		: 1 : 1	
# Accumulators		: 1	
10-bit up accumulator		: 1	
# Registers		: 1	
Flip-Flops		: 1	
# Comparators		: 1	
10-bit comparator equal		: 1	
*	Low Level Sy		======
		=======================================	
Optimizing unit <traffic></traffic>			
Optimizing unit <syncbutt< td=""><td>on&gt;</td><td></td><td></td></syncbutt<>	on>		
implementation constrai		: State FSM FFd1	
implementation constrai			
implementation constrai			
Optimizing unit <timerres< td=""><td>et&gt;</td><td></td><td></td></timerres<>	et>		
implementation constrai		: state FSM FFd1	
implementation constrai	nt: INIT=r	: state_FSM_FFd2	
Optimizing unit <motorcon< td=""><td>troller&gt;</td><td></td><td></td></motorcon<>	troller>		
implementation constrai		: State FSM FFd1	
implementation constrai	nt: INIT=r	: State_FSM_FFd2	
Optimizing unit <trafficl< td=""><td></td><td>G</td><td></td></trafficl<>		G	
implementation constrai		: State_FSM_FFd1	
implementation constrai	nt: INIT=r	: State_FSM_FFd2	
Optimizing unit <timer> .</timer>			
* ============	Partition ======	Report 	======
Dantitian Innalamentation	Q+ - +		
Partition Implementation	status 		
No Partitions were foun	d in this des	sign.	
=======================================	=========	:======================================	======
*	Final Rep	port	
Final Results	=========		======
RTL Top Level Output File	Name : 7	Praffic.ngr	
Top Level Output File Nam		raffic	
Output Format	: 1	IGC	

Top Level Output File Name : Traffi
Output Format : NGC
Optimization Goal : Speed

```
Keep Hierarchy
                              : Yes
Target Technology
                              : CoolRunner2 CPLDs
Macro Preserve
                              : YES
XOR Preserve
                             : YES
Clock Enable
                              : YES
wysiwyg
                              : NO
Design Statistics
# IOs
                              : 13
Cell Usage :
# BELS
                             : 260
    AND2
                              : 82
    AND3
                              : 9
   AND4
AND8
GND
INV
OR2
OR3
XOR2
                              : 2
#
                              : 1
                             : 91
                             : 39
                              : 2
                             : 33
# FlipFlops/Latches
                             : 35
    FDC
                             : 16
                              : 5
     FDCE
    FDCPE
                             : 10
    FDP
                             : 4
                              : 13
# IO Buffers
   IBUF
    OBUF
                              : 8
______
Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.07 secs
```

-->

Total memory usage is 4514324 kilobytes

Number of errors : 0 ( 0 filtered) Number of warnings : 0 ( 0 filtered) Number of infos : 0 ( 0 filtered)