```
1
 2
     -- Company:
 3
    -- Engineer:
 4
    -- Create Date: 22:47:17 05/19/2021
 5
 6
    -- Design Name:
    -- Module Name: C:/Xilinx/14.7/VHDL Design Project/TB TimerReset.vhd
 7
 8
    -- Project Name: VHDL Design Project
    -- Target Device:
 9
    -- Tool versions:
10
11
     -- Description:
12
1.3
     -- VHDL Test Bench Created by ISE for module: TimerReset
14
15
     -- Dependencies:
16
     -- Revision:
17
1 8
     -- Revision 0.01 - File Created
19
     -- Additional Comments:
2.0
     -- Notes:
21
22
     -- This testbench has been automatically generated using types std logic and
     -- std logic vector for the ports of the unit under test. Xilinx recommends
23
    -- that these types always be used for the top-level I/O of a design in order
24
25
     -- to guarantee that the testbench will bind correctly to the post-implementation
26
     -- simulation model.
2.7
28
     LIBRARY ieee;
29
    USE ieee.std logic 1164.ALL;
30
    -- Uncomment the following library declaration if using
31
     -- arithmetic functions with Signed or Unsigned values
32
33
     --USE ieee.numeric std.ALL;
34
35
     ENTITY TB TimerReset IS
36
     END TB TimerReset;
37
38
    ARCHITECTURE behavior OF TB TimerReset IS
39
40
         -- Component Declaration for the Unit Under Test (UUT)
41
        COMPONENT TimerReset
42
43
        PORT (
44
              reset : IN std logic;
45
              clock : IN std logic;
              TrainButton: IN std logic; -- Train Button Input --
46
47
              CarButton: IN std logic; -- Car Button Input --
              PedButton: IN std logic; -- Pedestrain Button Input --
48
              Found : OUT std logic -- Output To Reset Timer --
49
50
             );
        END COMPONENT;
51
52
53
54
        --Inputs
55
        signal reset : std logic := '0';
56
        signal clock : std logic := '0';
        signal TrainButton : std logic := '0';
57
```

```
signal CarButton : std_logic := '0';
 58
 59
          signal PedButton : std logic := '0';
 60
 61
          --Outputs
         signal Found : std logic;
 62
 63
         -- Clock period definitions
 64
 65
         constant clock period : time := 10 ns;
 66
      BEGIN
 67
 68
 69
          -- Instantiate the Unit Under Test (UUT)
 70
         uut: TimerReset PORT MAP (
 71
                 reset => reset,
 72
                 clock => clock,
 73
                 TrainButton => TrainButton,
                 CarButton => CarButton,
 74
 75
                 PedButton => PedButton,
 76
                 Found => Found
 77
               );
 78
 79
          -- Clock process definitions
 80
          clock process :process
 81
         begin
 82
            clock <= '0';
 83
            wait for clock period/2;
 84
            clock <= '1';
 85
             wait for clock period/2;
 86
          end process;
 87
 88
 89
         -- Stimulus process
 90
          stim proc: process
 91
         begin
 92
 93
            reset <= '1';
 94
 95
             -- hold reset state for 100 ns.
 96
             wait for 100 ns;
 97
             reset <= '0';
 98
 99
             -- insert stimulus here --
100
             -- Observe When The Found Output Is 1 --
101
102
             wait for clock period*10;
             TrainButton <= '1';</pre>
103
104
             CarButton <= '0';</pre>
105
             PedButton <= '0';</pre>
106
107
             wait for clock period*10;
             TrainButton <= '0';</pre>
108
109
             CarButton <= '1';</pre>
110
             PedButton <= '0';</pre>
111
112
             wait for clock period*10;
113
             TrainButton <= '1';</pre>
114
            CarButton <= '0';</pre>
```

```
115
              PedButton <= '0';</pre>
116
117
              wait for clock period*10;
118
              TrainButton <= '0';</pre>
              CarButton <= '0';</pre>
119
              PedButton <= '1';</pre>
120
121
122
              wait for clock period*10;
123
              TrainButton <= '0';</pre>
124
              CarButton <= '1';</pre>
              PedButton <= '0';</pre>
125
126
127
              wait for clock period*10;
128
              TrainButton <= '0';</pre>
              CarButton <= '0';</pre>
129
              PedButton <= '1';</pre>
130
131
132
              wait for clock period*10;
133
              TrainButton <= '1';</pre>
              CarButton <= '0';</pre>
134
135
              PedButton <= '0';</pre>
136
              wait;
137
138
          end process;
139
140
      END;
141
```