

--> Parameter TMPDIR set to xst/projnav.tmp

Total REAL time to Xst completion: 0.00 secs

Total CPU time to Xst completion: 0.10 secs

--> Parameter xsthdmdir set to xst

Total REAL time to Xst completion: 0.00 secs

Total CPU time to Xst completion: 0.10 secs

--> Reading design: Traffic.prj

TABLE OF CONTENTS

- 1) Synthesis Options Summary
- 2) HDL Compilation
- 3) Design Hierarchy Analysis
- 4) HDL Analysis
- 5) HDL Synthesis
 - 5.1) HDL Synthesis Report
- 6) Advanced HDL Synthesis
 - 6.1) Advanced HDL Synthesis Report
- 7) Low Level Synthesis
- 8) Partition Report
- 9) Final Report

```
=====
*                               Synthesis Options Summary                               *
=====

---- Source Parameters
Input File Name                  : "Traffic.prj"
Input Format                      : mixed
Ignore Synthesis Constraint File : NO

---- Target Parameters
Output File Name                 : "Traffic"
Output Format                     : NGC
Target Device                    : CoolRunner2 CPLDs

---- Source Options
Top Module Name                  : Traffic
Automatic FSM Extraction         : YES
FSM Encoding Algorithm           : Auto
Safe Implementation              : No
Mux Extraction                   : Yes
Resource Sharing                 : YES

---- Target Options
Add IO Buffers                   : YES
MACRO Preserve                   : YES
XOR Preserve                     : YES
Equivalent register Removal      : YES

---- General Options
Optimization Goal                 : Speed
Optimization Effort               : 1
Keep Hierarchy                   : Yes
Netlist Hierarchy                : As_Optimized
```

RTL Output : Yes
Hierarchy Separator : /
Bus Delimiter : <>
Case Specifier : Maintain
Verilog 2001 : YES

---- Other Options

Clock Enable : YES
wysiwyg : NO

=====

=====

* HDL Compilation *

=====

Compiling vhdl file "C:/Xilinx/14.7/TrafficLight_Project/SyncButton.vhd" in Library work.
Architecture behavioral of Entity syncbutton is up to date.
Compiling vhdl file "C:/Xilinx/14.7/TrafficLight_Project/TimerReset.vhd" in Library work.
Architecture behavioral of Entity timerreset is up to date.
Compiling vhdl file "C:/Xilinx/14.7/TrafficLight_Project/Timer.vhd" in Library work.
Architecture behavioral of Entity timer is up to date.
Compiling vhdl file "C:/Xilinx/14.7/TrafficLight_Project/MotorController.vhd" in Library work.
Architecture behavioral of Entity motorcontroller is up to date.
Compiling vhdl file "C:/Xilinx/14.7/TrafficLight_Project/TrafficLights.vhd" in Library work.
Architecture behavioral of Entity trafficlights is up to date.
Compiling vhdl file "C:/Xilinx/14.7/TrafficLight_Project/TrafficTopLevel.vhd" in Library work.
Entity <traffic> compiled.
Entity <traffic> (Architecture <behavioral>) compiled.

=====

* Design Hierarchy Analysis *

=====

Analyzing hierarchy for entity <Traffic> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SyncButton> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <TimerReset> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Timer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MotorController> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <TrafficLights> in library <work> (architecture <behavioral>).

=====

* HDL Analysis *

=====

Analyzing Entity <Traffic> in library <work> (Architecture <behavioral>).
Entity <Traffic> analyzed. Unit <Traffic> generated.

Analyzing Entity <SyncButton> in library <work> (Architecture <behavioral>).
Entity <SyncButton> analyzed. Unit <SyncButton> generated.

Analyzing Entity <TimerReset> in library <work> (Architecture <behavioral>).
Entity <TimerReset> analyzed. Unit <TimerReset> generated.

Analyzing Entity <Timer> in library <work> (Architecture <behavioral>).
Entity <Timer> analyzed. Unit <Timer> generated.

Analyzing Entity <MotorController> in library <work> (Architecture <behavioral>).
Entity <MotorController> analyzed. Unit <MotorController> generated.

Analyzing Entity <TrafficLights> in library <work> (Architecture <behavioral>).
Entity <TrafficLights> analyzed. Unit <TrafficLights> generated.

```
=====
*                               HDL Synthesis                               *
=====
```

Performing bidirectional port resolution...

Synthesizing Unit <SyncButton>.

Related source file is "C:/Xilinx/14.7/TrafficLight_Project/SyncButton.vhd".
Found finite state machine <FSM_0> for signal <State>.

```
-----
| States           | 7 |
| Transitions      | 18 |
| Inputs           | 6 |
| Outputs          | 4 |
| Clock            | clock (rising_edge) |
| Reset            | reset (positive) |
| Reset type       | asynchronous |
| Reset State      | car |
| Power Up State   | gateclose |
| Encoding         | automatic |
| Implementation   | automatic |
-----
```

Summary:

inferred 1 Finite State Machine(s).

Unit <SyncButton> synthesized.

Synthesizing Unit <TimerReset>.

Related source file is "C:/Xilinx/14.7/TrafficLight_Project/TimerReset.vhd".
Found finite state machine <FSM_1> for signal <state>.

```
-----
| States           | 3 |
| Transitions      | 9 |
| Inputs           | 3 |
| Outputs          | 3 |
| Clock            | clock (rising_edge) |
| Reset            | reset (positive) |
| Reset type       | asynchronous |
| Reset State      | car |
| Power Up State   | train |
| Encoding         | automatic |
| Implementation   | automatic |
-----
```

Summary:

inferred 1 Finite State Machine(s).

Unit <TimerReset> synthesized.

Synthesizing Unit <Timer>.

Related source file is "C:/Xilinx/14.7/TrafficLight_Project/Timer.vhd".

Found 1-bit register for signal <MotorPulseOutput>.
Found 10-bit up counter for signal <counter>.
Found 10-bit up accumulator for signal <MotorCount>.
Found 10-bit comparator equal for signal <MotorCount\$cmp_eq0000> created at line 84.
Found 5-bit up counter for signal <timekeeper>.

Summary:

inferred 2 Counter(s).
inferred 1 Accumulator(s).
inferred 1 D-type flip-flop(s).
inferred 1 Comparator(s).

Unit <Timer> synthesized.

Synthesizing Unit <MotorController>.

Related source file is "C:/Xilinx/14.7/TrafficLight_Project/MotorController.vhd".
Found finite state machine <FSM_2> for signal <State>.

States	4	
Transitions	16	
Inputs	3	
Outputs	4	
Clock	MotorPulseInput	(rising_edge)
Reset	reset	(positive)
Reset type	asynchronous	
Reset State	s0	
Power Up State	s0	
Encoding	automatic	
Implementation	automatic	

Summary:

inferred 1 Finite State Machine(s).

Unit <MotorController> synthesized.

Synthesizing Unit <TrafficLights>.

Related source file is "C:/Xilinx/14.7/TrafficLight_Project/TrafficLights.vhd".
Found finite state machine <FSM_3> for signal <State>.

States	3	
Transitions	9	
Inputs	3	
Outputs	3	
Clock	clock	(rising_edge)
Reset	reset	(positive)
Reset type	asynchronous	
Reset State	traffic_green	
Power Up State	flash_amber	
Encoding	automatic	
Implementation	automatic	

Summary:

inferred 1 Finite State Machine(s).

Unit <TrafficLights> synthesized.

Synthesizing Unit <Traffic>.

Related source file is "C:/Xilinx/14.7/TrafficLight_Project/TrafficTopLevel.vhd".

Unit <Traffic> synthesized.

=====

Macro Statistics

=====

Optimizing FSM <TrafficLight/State/FSM> on signal <State[1:2]> with johnson encoding.

Analyzing FSM <FSM 2> for best encoding.

```
Optimizing FSM <StepperModule/State/FSM> on signal <State[1:2]> with sequential encoding.
```

Analyzing FSM <FSM 1> for best encoding.

Optimizing FSM <TimerResetting/state/FSM> on signal <state[1:2]> with johnson encoding.

```
Analyzing FSM <FSM 0> for best encoding.
```

Optimizing FSM <ButtonInput/State/FSM> on signal <State[1:3]> with user encoding.

State	Encoding
gateclose	000
gateopencar	001
gateopenped	010
trainpassed	011
trainpassing	100
car	101
pedestrianpassing	110

Advanced HDL Synthesis Report

Macro Statistics

```
# FSMs : 4
# Counters : 2
  10-bit up counter : 1
  5-bit up counter : 1
# Accumulators : 1
  10-bit up accumulator : 1
# Registers : 1
  Flip-Flops : 1
# Comparators : 1
  10-bit comparator equal : 1
```

★ Low Level Synthesis

```
Optimizing unit <Traffic> ...
```

Optimizing unit <SyncButton> ...

```
implementation constraint: INIT=r      : State_FSM_FFd1
implementation constraint: INIT=r      : State_FSM_FFd2
implementation constraint: INIT=r      : State_FSM_FFd3
```

Optimizing unit <TimerReset> ...

```
implementation constraint: INIT=r      : state_FSM_FFd1
implementation constraint: INIT=r      : state_FSM_FFd2
```

```
Optimizing unit <MotorController> ...
```

```
implementation constraint: INIT=r      : State_FSM_FFd1
implementation constraint: INIT=r      : State_FSM_FFd2
```

```
Optimizing unit <TrafficLights> ...
```

```
implementation constraint: INIT=r      : State_FSM_FFd1
implementation constraint: INIT=r      : State_FSM_FFd2
```

```
Optimizing unit <Timer> ...
```

* Partition Report

Partition	Implementation	Status
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100

No Partitions were found in this design.

* Final Report

Final Results

```
RTL Top Level Output File Name      : Traffic.ngr
Top Level Output File Name          : Traffic
Output Format                        : NGC
Optimization Goal                    : Speed
```

```
Keep Hierarchy           : Yes
Target Technology        : CoolRunner2 CPLDs
Macro Preserve          : YES
XOR Preserve            : YES
Clock Enable            : YES
wysiwyg                 : NO
```

Design Statistics

```
# IOs                    : 13
```

Cell Usage :

```
# BELS                   : 260
#   AND2                 : 82
#   AND3                 : 9
#   AND4                 : 2
#   AND8                 : 1
#   GND                  : 1
#   INV                  : 91
#   OR2                  : 39
#   OR3                  : 2
#   XOR2                 : 33
# FlipFlops/Latches     : 35
#   FDC                  : 16
#   FDCE                 : 5
#   FDCPE               : 10
#   FDP                  : 4
# IO Buffers            : 13
#   IBUF                 : 5
#   OBUF                 : 8
```

=====

Total REAL time to Xst completion: 3.00 secs

Total CPU time to Xst completion: 3.07 secs

-->

Total memory usage is 4514324 kilobytes

```
Number of errors   :    0 (    0 filtered)
Number of warnings :    0 (    0 filtered)
Number of infos    :    0 (    0 filtered)
```