```
1
     -- Company:
 3
     -- Engineer:
 4
     -- Create Date: 15:40:42 05/15/2021
 5
 6
     -- Design Name:
 7
    -- Module Name: C:/Xilinx/14.7/VHDL Design Project/TB Timer.vhd
 8
    -- Project Name: VHDL Design Project
    -- Target Device:
 9
    -- Tool versions:
10
11
     -- Description:
12
1.3
     -- VHDL Test Bench Created by ISE for module: Timer
14
15
     -- Dependencies:
16
     -- Revision:
17
18
     -- Revision 0.01 - File Created
19
     -- Additional Comments:
2.0
     -- Notes:
21
22
     -- This testbench has been automatically generated using types std logic and
     -- std logic vector for the ports of the unit under test. Xilinx recommends
23
    -- that these types always be used for the top-level I/O of a design in order
24
25
     -- to guarantee that the testbench will bind correctly to the post-implementation
26
     -- simulation model.
2.7
28
     LIBRARY ieee;
29
    USE ieee.std logic 1164.ALL;
30
    -- Uncomment the following library declaration if using
31
     -- arithmetic functions with Signed or Unsigned values
32
33
     --USE ieee.numeric std.ALL;
34
     ENTITY TB Timer IS
35
36
     END TB Timer;
37
38
    ARCHITECTURE behavior OF TB Timer IS
39
40
         -- Component Declaration for the Unit Under Test (UUT)
41
        COMPONENT Timer
42
43
        PORT (
44
              reset : IN std logic;
45
              clock : IN std logic;
              timer reset : IN std logic; -- To Reset Timer --
46
              FourHzPulse : OUT std logic; -- Four Hz Pulse --
47
              MotorPulseOutput : OUT std logic; -- Pulse For Stepper Motor --
48
              CounterOutput : OUT std logic vector(4 downto 0) -- Timer Output --
49
50
             );
        END COMPONENT;
51
52
53
54
        --Inputs
55
        signal reset : std logic := '0';
56
        signal clock : std logic := '0';
57
        signal timer reset : std logic := '0';
```

```
58
 59
         --Outputs
 60
         signal FourHzPulse : std logic;
 61
         signal MotorPulseOutput : std logic;
         signal CounterOutput : std logic vector(4 downto 0);
 62
 63
 64
         -- Clock period definitions
 65
         constant clock period : time := 10 us;
 66
 67
      BEGIN
 68
 69
         -- Instantiate the Unit Under Test (UUT)
70
         uut: Timer PORT MAP (
71
                reset => reset,
 72
                clock => clock,
73
                timer reset => timer reset,
74
                FourHzPulse => FourHzPulse,
75
                MotorPulseOutput => MotorPulseOutput,
 76
                CounterOutput => CounterOutput
77
              );
78
79
         -- Clock process definitions
80
         clock process :process
81
         begin
82
            clock <= '0';
83
            wait for clock period/2;
84
            clock <= '1';
85
            wait for clock period/2;
86
         end process;
 87
88
89
         -- Stimulus process
 90
         stim proc: process
 91
         begin
92
            -- hold reset state for 100 ns.
93
            reset <= '1';
 94
95
            wait for 100 ns;
96
            reset <= '0';
97
 98
            -- insert stimulus here --
            -- If timer reset Is 0, Meaning Timer Will Not Be Reset --
99
100
            timer reset <= '0';</pre>
101
            wait for clock period*10000;
102
103
            -- If timer reset Is 1, Meaning Timer Will Be Reset --
104
            timer reset <= '1';</pre>
105
106
            wait;
107
         end process;
108
109
      END;
110
```