



```
graph LR; A[HDL] --> B[Synthesis]; B --> C[Netlist]; C --> D[SpyDrNet]; D --> E[Transformed Netlist]; E --> F[Generate Hardware Files];
```

HDL

Synthesis

Netlist

SpyDrNet

Transformed
Netlist

Generate
Hardware
Files