
CS162 Operating Systems and Systems Programming Lecture 12

Address Translation


March 2nd, 2016 Prof. Anthony D. Joseph http://cs162.eecs.Berkeley.edu

Review: Issues with Simple B&B Method



- Fragmentation problem over time
 - Not every process is same size → memory becomes fragmented
- Missing support for sparse address space
 - Would like to have multiple chunks/program (Code, Data, Stack)
- Hard to do inter-process sharing
 - Want to share code segments when possible
 - Want to share memory between processes
 - Helped by providing multiple segments per process
 _{Joseph} CS162 ©UCB Spring 2016


Review: Simple Example: Base and Bounds (CRAY-I)




- Could use base/bounds for dynamic address translation translation happens at execution:
 - Alter address of every load/store by adding "base"
 - Generate error if address bigger than limit
- This gives program the illusion that it is running on its own dedicated machine, with memory starting at 0
 - Program gets continuous region of memory
 - Addresses within program do not have to be relocated when program placed in different region of DRAM

3/2/16 Joseph CS162 @UCB Spring 2016 Lec 12.2

More Flexible Segmentation





- Logical View: multiple separate segments
 - Typical: Code, Data, Stack
 - Others: memory sharing, etc
- Each segment is given region of contiguous memory
 - Has a base and limit

3/2/16


- Can reside anywhere in physical memory loseph CS162 @UCB Spring 2016

Lec 12.4

3/2/16

Lec 12.3

Implementation of Multi-Segment Model




Error


- - Segment number mapped into base/limit pair
 - Base added to offset to generate physical address
 - Error check catches offset out of range
- As many chunks of physical memory as entries
 - Segment addressed by portion of virtual address
 - However, could be included in instruction instead: » x86 Example: mov [es:bx],ax.
- What is "V/N" (valid / not valid)?
 - Can mark segments as invalid; requires check as well

3/2/16 Joseph CS162 @UCB Spring 2016 Lec 12.5

Example: Four Segments (16 bit addresses)



Intel x86 Special Registers



3/2/16 Joseph CS162 @UCB Spring 2016

Example of Segment Translation

0x240 0x244	main:		a0, varx strlen
 0x360 0x364	strlen:	li lb	\$v0, 0 ;count \$t0, (\$a0)
0x368 0x4050	varx	beq 	\$r0,\$t1, done 0x314159

Seg ID #	Base	Limit
0 (code)	0x4000	0x0800
l (data)	0×4800	0×1400
2 (shared)	0×F000	0×1000
3 (stack)	0x0000	0x3000

Lec 12.6

Let's simulate a bit of this code to see what happens (PC=0x240):

- 1. Fetch 0x240. Virtual segment #? 0; Offset? 0x240 Physical address? Base=0x4000, so physical addr=0x4240 Fetch instruction at 0x4240. Get "la \$a0, varx"
 - Move $0x4050 \rightarrow $a0$. Move PC+4 \rightarrow PC
- 2. Fetch 0x244. Translated to Physical=0x4244. Get "jal strlen" Move $0x0248 \rightarrow ra (return address!), Move $0x0360 \rightarrow PC$
- Fetch 0x360. Translated to Physical=0x4360. Get "li \$v0.0" Move $0x0000 \rightarrow $v0$. Move PC+4 \rightarrow PC
- Fetch 0x364. Translated to Physical=0x4364. Get "lb \$t0,(\$a0)" Since \$a0 is 0x4050, try to load byte from 0x4050 Translate 0x4050, Virtual segment #? 1: Offset? 0x50 Physical address? Base= 0×4800 , Physical addr = 0×4850 ,

Load Byte from 0x4850→\$t0, Move PC+4→PC Joseph CS162 @UCB Spring 2016

3/2/16

Lec 12.8

Observations about Segmentation

- Virtual address space has holes
 - Segmentation efficient for sparse address spaces
 - A correct program should never address gaps (except as mentioned in moment)
 - » If it does, trap to kernel and dump core
- When it is OK to address outside valid range:
 - This is how the stack and heap are allowed to grow
 - For instance, stack takes fault, system automatically increases size of stack
- Need protection mode in segment table
 - For example, code segment would be read-only
 - Data and stack would be read-write (stores allowed)
 - Shared segment could be read-only or read-write
- What must be saved/restored on context switch?
 - Segment table stored in CPU, not in memory (small)
 - Might store all of processes memory onto disk when switched (called "swapping")

3/2/16 Joseph CS162 @UCB Spring 2016 Lec 12.9

Problems with Segmentation


- Must fit variable-sized chunks into physical memory
- · May move processes multiple times to fit everything
- Limited options for swapping to disk
- Fragmentation: wasted space

3/2/16

- External: free gaps between allocated chunks
- Internal: don't need all memory within allocated chunks

Joseph CS162 @UCB Spring 2016 Lec 12.10


Recall: General Address Translation



Paging: Physical Memory in Fixed Size Chunks

- Solution to fragmentation from segments?
 - Allocate physical memory in fixed size chunks ("pages")
 - Every chunk of physical memory is equivalent
 - » Can use simple vector of bits to handle allocation: 00110001110001101 ... 110010
 - » Each bit represents page of physical memory I⇒allocated, 0⇒free
- Should pages be as big as our previous segments?
 - $-\,$ No: Can lead to lots of internal fragmentation
 - » Typically have small pages (IK-I6K)
 - Consequently: need multiple pages/segment


How to Implement Paging?



- Page Table (One per process)
 - Resides in physical memory
 - Contains physical page and permission for each virtual page
 Permissions include: Valid bits, Read, Write, etc
- Virtual address mapping
 - Offset from Virtual address copied to Physical Address
 - » Example: 10 bit offset ⇒ 1024-byte pagés
 Virtual page # is all remaining bits
 - » Example for 32-bits: 32-10 = 22 bits, i.e. 4 million entries
 - » Physical page # copied from table into physical address
 - Check Page Table bounds and permissions


3/2/16 Joseph CS162 @UCB Spring 2016 Lec 12.13

Simple Page Table Example



3/2/16 Joseph CS162 @UCB Spring 2016 Lec 12.14

What about Sharing?



Administrivia

- Upcoming deadlines:
 - Project I final code due Fri 3/4, final report due Mon 3/7
- Midterm next week Wed 3/9 6-7:30 10 Evans and 155 Dwinelle
 - Midterm review session: Sun 3/6 2-5PM at 2060 VLSB
 - Rooms assignment: aa-eh 10 Evans, ej-oa 155 Dwinelle
 - Lectures (including #12), project, homeworks readings, textbook
 - No books, no calculators, one double-side page handwritten notes
 - No class that day, extra office hours

BREAK

1111 1111

1111 0000

1100 0000

1000 0000

0100 0000

page # offset

3/2/16

code

3/2/16 Joseph CS162 @UCB Spring 2016

Summary: Paging

Page Table

01010 01100

▲01001 01011

★01000 01010

00011 00101

▲00010 00100

▲00001 00011

*****00000 00010

00111 null 00110 null

00101 null

00100 null

Virtual memory view Physical memory view 11111 11101 **→**11110 11100 stack 11101 null 11100 null stack 1110 0000 11011 null 11010 null 11001 null 11000 null 10111 null 10110 10101 null 10100 null 10011 null heap 10010 10000 10001 01111 heap 10000 01110 0111 000 01111 null 01110 null data 01101 null 0101 000 data 01100 null 01011 01101

code


0001 0000

0000 0000

Lec 12.19

Lec 12.17


Memory Layout for Linux 32-bit




http://static.duartes.org/img/blogPosts/linuxFlexibleAddressSpaceLayout.png

3/2/16 Joseph CS162 @UCB Spring 2016 Lec 12.18

Summary: Paging



Summary: Paging




Page Table Discussion


- What needs to be switched on a context switch?
 - Page table pointer and limit
- Analysis
 - Pros
 - » Simple memory allocation
 - » Easy to Share
 - Con: What if address space is sparse?
 - \rightarrow E.g. on UNIX, code starts at 0, stack starts at (2³¹-1).
 - » With 1K pages, need 2 million page table entries!
 - Con: What if table really big?
 - » Not all pages used all the time ⇒ would be nice to have working set of page table in memory
- How about combining paging and segmentation?

3/2/16 Joseph CS162 @UCB Spring 2016 Lec 12.22


Fix for sparse address space: The two-level page table Physical Physical Offset



Summary: Two-Level Paging




Summary: Two-Level Paging



Multi-level Translation: Segments + Pages

- What about a tree of tables?
 - Lowest level page table⇒memory still allocated with bitmap
 - Higher levels often segmented
- Could have any number of levels. Example (top segment):



- What must be saved/restored on context switch?
 - Contents of top-level segment registers (for this example)
 - Pointer to top-level table (page table)


3/2/16 Joseph CS162 @UCB Spring 2016 Lec 12.26

What about Sharing (Complete Segment)?

Joseph CS162 @UCB Spring 2016

3/2/16

3/2/16



Multi-level Translation Analysis

Pros:

Lec 12.25

- Only need to allocate as many page table entries as we need for application
 - » In other wards, sparse address spaces are easy
- Easy memory allocation
- Easy Sharing
 - » Share at segment or page level (need additional reference counting)
- Cons:
 - One pointer per page (typically 4K 16K pages today)
 - Page tables need to be contiguous
 - » However, previous example keeps tables to exactly one page in size
 - Two (or more, if >2 levels) lookups per reference
 - » Seems very expensive!

What is in a Page Table Entry?

- What is in a Page Table Entry (or PTE)?
 - Pointer to next-level page table or to actual page
 - Permission bits: valid, read-only, read-write, write-only
- Example: Intel x86 architecture PTE:
 - Address same format previous slide (10, 10, 12-bit offset)
 - Intermediate page tables called "Directories"



31-12

11-9 8 7 6 5 4 3 2 1 0

- P: Present (same as "valid" bit in other architectures)
- W: Writeable


3/2/16

- U: User accessible
- PWT: Page write transparent: external cache write-through
- PCD: Page cache disabled (page cannot be cached)
 - A: Accessed: page has been accessed recently
 - D: Dirty (PTE only): page has been modified recently
 - L: L=I⇒4MB page (directory only).

 Bottom 22 bits of virtual address serve as offset

3/2/16 Joseph CS162 @UCB Spring 2016 Lec 12.29

Making it real: X86 Memory model with segmentation (16/32-bit)



Joseph CS162 @UCB Spring 2016

Examples of how to use a PTE

- How do we use the PTE?
 - Invalid PTE can imply different things:
 - » Region of address space is actually invalid or
 - » Page/directory is just somewhere else than memory
 - Validity checked first
 - » OS can use other (say) 31 bits for location info
- Usage Example: Demand Paging
 - Keep only active pages in memory
 - Place others on disk and mark their PTEs invalid
- Usage Example: Copy on Write
 - UNIX fork gives copy of parent address space to child
 - » Address spaces disconnected after child created
 - How to do this cheaply?
 - » Make copy of parent's page tables (point at same memory)
 - » Mark entries in both sets of page tables as read-only
 - » Page fault on write creates two copies
- Usage Example: Zero Fill On Demand
 - New data pages must carry no information (say be zeroed)
 - Mark PTEs as invalid; page fault on use gets zeroed page
 - Often, OS creates zeroed pages in background

3/2/16 | Joseph CS162 @UCB Spring 2016 | Lec 12.30

BREAK


Lec 12.31

X86_64: Four-level page table! 9 bits 9 bits 9 bits 9 bits 12 bits 48-bit Virtual Offset Address: **PageTablePtr** → 8 bytes ← 4096-byte pages (12 bit offset) Page tables also 4k bytes (pageable) **Physical** Physical Page # Address: 12bit Offset (40-50 bits)

3/2/16 Joseph CS162 @UCB Spring 2016 Lec 12.35

Inverted Page Table

- With all previous examples ("Forward Page Tables")
 - Size of page table is at least as large as amount of virtual memory allocated to processes
 - Physical memory may be much less
 - » Much of process space may be out on disk or not in use



- Answer: use a hash table
 - Called an "Inverted Page Table"
 - Size is independent of virtual address space
 - Directly related to amount of physical memory
 - Very attractive option for 64-bit address spaces
- Cons: Complexity of managing hash changes
 - Often in hardware!

3/2/16

Joseph CS162 ©UCB Spring 2016 Lec 12.37

IA64: 64bit addresses: Six-level page table?!?

64bit Virtual 7 bits 9 bits 9 bits 9 bits 9 bits 9 bits 9 bits 12 bits

Address: Virtual Virtual Virtual Virtual P1 index P2 index P3 index P4 index P5 index P6 index Offset

No!


Too slow Too many almost-empty tables

3/2/16 Joseph CS162 @UCB Spring 2016 Lec 12.36

IA64: Inverse Page Table (IPT)

Idea: index page table by physical pages instead of VM

3/2/16




Joseph CS162 @UCB Spring 2016

Lec 12.38

IPT address translation


• Need an associative map from VM page to IPT address:



Address Translation Comparison

		Advantages	Disadvantages
	Simple Segmentation	Fast context switching: Segment mapping maintained by CPU	External fragmentation
	Paging (single- level page)	No external fragmentation, fast easy allocation	Large table size ~ virtual memory Internal fragmentation
	Paged segmentation Two-level pages	Table size ~ # of pages in virtual memory, fast easy allocation	Multiple memory references per page access
3/2	Inverted Table	Table size ~ # of pages in physical memory	Hash function more complex

Summary: Inverted Table



3/2/16 Joseph CS162 @UCB Spring 2016

Summary

Lec 12.40

- Segment Mapping
 - Segment registers within processor
 - Segment ID associated with each access
 - » Often comes from portion of virtual address
 - » Can come from bits in instruction instead (x86)
 - Each segment contains base and limit information
 - » Offset (rest of address) adjusted by adding base
- Page Tables
 - Memory divided into fixed-sized chunks of memory
 - Virtual page number from virtual address mapped through page table to physical page number
 - Offset of virtual address same as physical address
 - Large page tables can be placed into virtual memory
- Multi-Level Tables
 - Virtual address mapped to series of tables
 - Permit sparse population of address space
- Inverted page table
 - Size of page table related to physical memory size