

CS 61C: Great Ideas in Computer
Architecture (Machine Structures)
Single-Cycle CPU
Datapath & Control Part 2

Instructors:

Krste Asanovic & Vladimir Stojanovic

<http://inst.eecs.berkeley.edu/~cs61c/>


Review: Processor Design 5 steps

- Step 1: Analyze instruction set to determine datapath requirements
- Meaning of each instruction is given by register transfers
 - Datapath must include storage element for ISA registers
 - Datapath must support each register transfer
- Step 2: Select set of datapath components & establish clock methodology
- Step 3: Assemble datapath components that meet the requirements
- Step 4: Analyze implementation of each instruction to determine setting of control points that realizes the register transfer
- Step 5: Assemble the control logic


Processor Design: 5 steps

- Step 1: Analyze instruction set to determine datapath requirements
- Meaning of each instruction is given by register transfers
 - Datapath must include storage element for ISA registers
 - Datapath must support each register transfer
- Step 2: Select set of datapath components & establish clock methodology
- Step 3: Assemble datapath components that meet the requirements
- Step 4: Analyze implementation of each instruction to determine setting of control points that realizes the register transfer
- Step 5: Assemble the control logic

Register-Register Timing: One Complete Cycle (Add/Sub)




Register-Register Timing: One Complete Cycle



3c: Logical Op (or) with Immediate


- $R[r_t] = R[r_s] \text{ op ZeroExt}[imm16]$



3d: Load Operations

- $R[rt] = \text{Mem}[R[rs] + \text{SignExt}[\text{imm16}]]$


Example: `lw rt, rs, imm16`



3d: Load Operations

- $R[rt] = \text{Mem}[R[rs] + \text{SignExt}[\text{imm16}]]$


Example: `lw rt, rs, imm16`



3e: Store Operations

- $\text{Mem}[R[rs] + \text{SignExt}[\text{imm16}]] = R[rt]$


Ex.: `sw rt, rs, imm16`




3e: Store Operations

- $\text{Mem}[R[rs] + \text{SignExt}[\text{imm16}]] = R[rt]$

Ex.: `sw rt, rs, imm16`



3f: The Branch Instruction




`beq rs, rt, imm16`

- $\text{mem}[\text{PC}]$ Fetch the instruction from memory
- $\text{Equal} = (R[rs] == R[rt])$ Calculate branch condition
- if (Equal) Calculate the next instruction's address
 - $\text{PC} = \text{PC} + 4 + (\text{SignExt}(\text{imm16}) \times 4)$
- else
 - $\text{PC} = \text{PC} + 4$


Datapath for Branch Operations

`beq rs, rt, imm16`









Datapath generates condition (Equal)


Inst Address



Already have mux, adder, need special sign extender for PC, need equal compare (sub?)



RTL: The Add Instruction




add rd, rs, rt


- MEM[PC] Fetch the instruction from memory
- R[rd] = R[rs] + R[rt] The actual operation
- PC = PC + 4 Calculate the next instruction's address

Instruction Fetch Unit at the Beginning of Add

- Fetch the instruction from Instruction memory: Instruction = MEM[PC]
- same for all instructions




Single Cycle Datapath during Add




Instruction Fetch Unit at End of Add


- PC = PC + 4
- Same for all instructions except: Branch and Jump









Single Cycle Datapath during Jump



Single Cycle Datapath during Jump





Boolean Expressions for Controller

```

RegDst    = add + sub
ALUSrc    = ori + lw + sw
MemtoReg  = lw
RegWrite  = add + sub + ori + lw
MemWrite  = sw
nPCsel    = beq
Jump      = jump
ExtOp     = lw + sw
ALUctr[0] = sub + beq    (assume ALUctr is 00 ADD, 01 SUB, 10 OR)
ALUctr[1] = or

```

Where:

```

rtype = ~op5 * ~op4 * ~op3 * ~op2 * ~op1 * ~op0
ori   = ~op5 * ~op4 * op3 * op2 * ~op1 * op0
lw    = op5 * ~op4 * ~op3 * ~op2 * op1 * op0
sw    = op5 * ~op4 * op3 * ~op2 * op1 * op0
beq   = ~op5 * ~op4 * ~op3 * op2 * ~op1 * ~op0
jump  = ~op5 * ~op4 * ~op3 * ~op2 * op1 * ~op0

```


How do we
implement this in
gates?

```

add = rtype * func2 * ~func4 * ~func3 * ~func2 * ~func1 * ~func0
sub = rtype * func2 * ~func4 * ~func3 * ~func2 * func1 * ~func0

```

Controller Implementation



Summary: Single-cycle Processor

- Five steps to design a processor:

1. Analyze instruction set → datapath requirements
2. Select set of datapath components & establish clock methodology
3. Assemble datapath meeting the requirements
4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
5. Assemble the control logic
 - Formulate Logic Equations
 - Design Circuits

