CS 61C: Great Ideas in Computer Architecture (Machine Structures) Single-Cycle CPU Datapath & Control Part 2

Instructors:

Krste Asanovic & Vladimir Stojanovic http://inst.eecs.berkeley.edu/~cs61c/

Review: Processor Design 5 steps

Step 1: Analyze instruction set to determine datapath requirements

- Meaning of each instruction is given by register transfers
- Datapath must include storage element for ISA registers
- Datapath must support each register transfer

Step 2: Select set of datapath components & establish clock methodology

Step 3: Assemble datapath components that meet the requirements

Step 4: Analyze implementation of each instruction to determine setting of control points that realizes the register transfer

Step 5: Assemble the control logic

Processor Design: 5 steps

Step 1: Analyze instruction set to determine datapath requirements


- Meaning of each instruction is given by register transfers
- Datapath must include storage element for ISA registers
- Datapath must support each register transfer


Step 2: Select set of datapath components & establish clock methodology


Step 3: Assemble datapath components that meet the requirements


Step 4: Analyze implementation of each instruction to determine setting of control points that realizes the register transfer


Step 5: Assemble the control logic













































































Boolean Expressions for Controller RegDst = add + sub ALUSrc = ori + lw + sw MemtoReg = lw RegWrite = add + sub + ori + lw MemWrite = sw nPCsel = beq Jump = jump ExtOp = lw + sw ALUCtr[0] = sub + beq (assume ALUctr is 00 ADD, 01 SUB, 10 OR) ALUCtr[1] = or Where: rtype = -op₃ · -op₄ · -op₃ · -op₂ · -op₁ · -op₉, ori = -op₅ · -op₄ · op₃ · op₅ · -op₁ · op₉ sw = op₅ · -op₄ · op₃ · op₅ · op₁ · op₉ jump = -op₅ · -op₄ · op₃ · op₅ · op₁ · op₉ jump = -op₅ · -op₄ · -op₃ · -op₅ · op₁ · op₉ jump = rop₅ · -op₄ · -op₃ · -op₅ · op₁ · -op₉ jump = rop₅ · -op₄ · -op₃ · -op₅ · op₁ · -op₉ add = rtype · func₅ · -func₄ · -func₅ · -func₂ · -func₆ · -func₆ sub = rtype · func₅ · -func₄ · -func₅ · -func₆ · -func₆ func₁ · -func₉



Summary: Single-cycle Processor

Processor

Datapath

Input

- Five steps to design a processor:
 - 1. Analyze instruction set → datapath requirements
 - 2. Select set of datapath components & establish clock methodology
 - 3. Assemble datapath meeting the requirements
 - 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
 - 5. Assemble the control logic
 - Formulate Logic Equations
 - Design Circuits