



AN0500

Ameba-ZII Application Note

Abstract

Ameba-ZII is a high-integrated IC. Its features include 802.11 Wi-Fi, RF, Bluetooth and configurable GPIOs. This manual introduces users how to develop Ameba-ZII, including SDK compiling and downloading image to Ameba-ZII.



Realtek Semiconductor Corp.

No. 2, Innovation Road II, Hsinchu Science Park, Hsinchu 300, Taiwan

Tel.: +886-3-578-0211. Fax: +886-3-577-6047

www.realtek.com

COPYRIGHT

©2018 Realtek Semiconductor Corp. All rights reserved. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language in any form or by any means without the written permission of Realtek Semiconductor Corp.

DISCLAIMER

Please Read Carefully:

Realtek Semiconductor Corp., (Realtek) reserves the right to make corrections, enhancements, improvements and other changes to its products and services. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

Reproduction of significant portions in Realtek data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Realtek is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions.

Buyers and others who are developing systems that incorporate Realtek products (collectively, "Customers") understand and agree that Customers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Customers have full and exclusive responsibility to assure the safety of Customers' applications and compliance of their applications (and of all Realtek products used in or for Customers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Customer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Customer agrees that prior to using or distributing any applications that include Realtek products, Customer will thoroughly test such applications and the functionality of such Realtek products as used in such applications.

Realtek's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation kits, (collectively, "Resources") are intended to assist designers who are developing applications that incorporate Realtek products; by downloading, accessing or using Realtek's Resources in any way, Customer (individually or, if Customer is acting on behalf of a company, Customer's company) agrees to use any particular Realtek Resources solely for this purpose and subject to the terms of this Notice.

Realtek's provision of Realtek Resources does not expand or otherwise alter Realtek's applicable published warranties or warranty disclaimers for Realtek's products, and no additional obligations or liabilities arise from Realtek providing such Realtek Resources. Realtek reserves the right to make corrections, enhancements, improvements and other changes to its Realtek Resources. Realtek has not conducted any testing other than that specifically described in the published documentation for a particular Realtek Resource.

Customer is authorized to use, copy and modify any individual Realtek Resource only in connection with the development of applications that include the Realtek product(s) identified in such Realtek Resource. No other license, express or implied, by estoppel or otherwise to any other Realtek intellectual property right, and no license to any technology or intellectual property right of Realtek or any third party is granted herein, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which Realtek products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of Realtek Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from Realtek under the patents or other Realtek's intellectual property.

Realtek's Resources are provided "as is" and with all faults. Realtek disclaims all other warranties or representations, express or implied, regarding resources or use thereof, including but not limited to accuracy or completeness, title, any epidemic failure warranty and any implied warranties of merchantability, fitness for a particular purpose, and non-infringement of any third-party intellectual property rights. Realtek shall not be liable for and shall not defend or indemnify Customer against any claim, including but not limited to any infringement claim that related to or is based on any combination of products even if described in Realtek Resources or otherwise. In no event shall Realtek be liable for any actual, direct, special, collateral, indirect, punitive, incidental, consequential or exemplary damages in connection with or arising out of Realtek's Resources or use thereof, and regardless of whether Realtek has been advised of the possibility of such damages. Realtek is not responsible for any failure to meet such industry standard requirements.

Where Realtek specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Customers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any Realtek products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death. Such equipment includes, without limitation, all medical devices identified by the U.S.FDA as Class III devices and equivalent classifications outside the U.S.

Customers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Customers' own risk. Customers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Customer will fully indemnify Realtek and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.

TRADEMARKS

Realtek is a trademark of Realtek Semiconductor Corporation. Other names mentioned in this document are trademarks/registered trademarks of their respective owners.

USING THIS DOCUMENT

Though every effort has been made to ensure that this document is current and accurate, more information may have become available subsequent to the production of this guide.

Revision History

Revision	Release Date	Summary
0.1	2018/11/27	Initial draft
0.2	2019/01/09	Add OTA part
0.3	2019/02/25	Add EVB V2.0 build and image tool environment
0.4	2019/02/28	Add How to enable secure boot & boot time
0.5	2019/03/01	Add DEV_2V0 board user guide
0.6	2019/03/06	Add trust zone project
0.7	2019/03/12	Update OTA implementation method
0.8	2019/03/27	Update TrustZone layout
0.9	2019/04/02	Add How to generate flash image combines both firmware1 and firmware2
1.0	2019/04/22	Add SDK Build Environment Setup, GCC Environment
1.1	2019/04/26	Add Bluetooth section
1.2	2019/05/14	Add Bluetooth 128-bit UUID configuration example
1.3	2019/05/15	Update IAR trust zone project; Add trust zone project instruction under GCC environment; Update trust zone layout; Add troubleshooting chapter.
1.4	2019/05/17	Update OTA FW update behavior
1.5	2019/05/22	Must use FT232 UART adapter to download code
1.6	2019/06/03	Update TrustZone
1.7	2019/06/03	Revise some explanations
1.8	2019/06/04	Update instructions to build and flash in Ubuntu/Linux
1.9	2019/08/02	Add pyOCD/DAPLink
1.10	2019/08/12	Add SDK Architecture description
1.11	2019/08/15	Refine pyOCD/DAPLink
1.12	2019/09/27	Add note of WiFi BT coexistence
1.13	2019/10/02	Improve viscosity and explanation of document
1.14	2019/10/11	Add GCC secure boot execution
1.15	2019/11/11	Add Power Save and Efuse Chapters; Improve descriptions and content details; Fix the chapter quotation mismatch
1.16	2020/01/08	Add trust zone project execution of secure boot and OTA
1.17	2020/02/14	Add openOCD for Windows/Cygwin
1.18	2020/02/17	Add OpenOCD for Ubuntu
1.19	2020/03/26	Remove “module features” which user should refer to datasheet, because it may not be update to date in this application note.

Table of Contents

COPYRIGHT.....	2
DISCLAIMER.....	2
TRADEMARKS	3
USING THIS DOCUMENT	3
Revision History	4
List of Figures.....	8
List of Table	9
1 Demo Board User Guide.....	10
1.1 PCB Layout Overview.....	10
1.2 Pin Mux Alternate Functions.....	11
1.2.1 Pin Mux Table.....	11
1.2.2 Pin-Out Reference	12
2 SDK Architecture.....	13
2.1 Component	13
2.2 Doc, Project, Tools.....	14
3 SDK Build Environment Setup	15
3.1 Introduction	15
3.2 Debugger Settings	15
3.2.1 J-Link Debugger	15
3.2.2 pyOCD/DAPLink.....	18
3.2.3 OpenOCD/DAPLink.....	21
3.3 Log UART Settings.....	26
3.3.1 EVB v2.0	26
3.4 IAR IDE Setup on Windows	27
3.4.1 Install IAR IDE	27
3.4.2 Build Non-Trust Zone Project.....	27
3.4.3 Build Trust Zone Project	29
3.4.4 IAR Memory Configuration	31
3.4.5 IAR Memory Overflow	32
3.5 GCC IDE Setup on Windows (Using Cygwin)	32
3.5.1 Install Cygwin	32
3.5.2 Build Non-Trust Zone Project.....	32

3.5.3	Build Trust Zone Project	33
3.5.4	GCC Memory Configuration.....	34
3.5.5	GCC Memory Overflow.....	34
3.6	GCC Environment on Ubuntu/Linux	34
3.6.1	Verify Device Connections	34
3.6.2	Compile and Generate Binaries	35
3.6.3	Download and Flash Binaries	35
4	Image Tool	36
4.1	Introduction	36
4.2	Environment Setup	37
4.2.1	Hardware Setup.....	37
4.2.2	Software Setup	37
4.3	Image Download.....	38
5	Memory Layout.....	39
5.1	Memory Type	39
5.2	Flash Memory Layout	40
5.2.1	Partition Table	41
5.2.2	System Data	42
5.2.3	Boot Image	43
5.2.4	Firmware 1/Firmware 2	44
5.3	SRAM Layout	46
5.4	TrustZone Memory Layout	47
6	Boot Process	48
6.1	Boot Flow	48
6.2	Secure Boot	48
6.2.1	Secure Boot Flow.....	49
6.2.2	Partition Table and Boot Image Decryption Flow	50
6.2.3	Secure Boot Use Scenario	51
6.2.4	How to Enable Secure Boot	52
7	Over-The-Air (OTA) Firmware Update	69
7.1	OTA Operation Flow	70
7.2	Boot Process Flow	71
7.3	Upgraded Partition	72

7.4	Firmware Image Output	73
7.4.1	OTA Firmware Swap Behavior	73
7.4.2	Configuration for Building OTA Firmware	74
7.5	Implement OTA Over Wi-Fi.....	75
7.5.1	OTA Using Local Download Server Base on Socket.....	75
7.5.2	OTA Using Local Download Server Based on HTTP	78
8	Power Save	80
8.1	Power Consumption Summary	80
9	Efuse.....	81
9.1	Efuse Mapping.....	81
9.2	Efuse API List	81
9.2.1	Mbed APIs	82
9.2.2	Low Level APIs	85
10	Bluetooth.....	86
10.1	Features.....	86
10.2	BT Wi-Fi Coexist	86
10.3	Memory Usage.....	86
10.3.1	Wi-Fi Only.....	86
10.3.2	Wi-Fi + BT	86
10.4	Examples.....	86
10.4.1	ble_peripheral	86
10.4.2	bt_beacon	87
10.4.3	bt_config	87
10.4.4	128-bit UUID Configuration	88
11	Troubleshooting.....	89
11.1	Hard Fault	89
11.1.1	IAR Environment	89
11.1.2	GCC Environment	91

List of Figures

Figure 1-1 Top View of Ameba-ZII 2V0 Dev Board	10
Figure 1-2 Ameba-ZII 2V0 Dev Board PCB Layout	10
Figure 1-3 Pin Out Reference for DEV_2V0	12
Figure 2-1 SDK architecture and description part 1	13
Figure 3-1 Connection between J-Link Adapter and Ameba-ZII SWD connector	15
Figure 3-2 Log UART via FT232 on EVB V2.0	26
Figure 4-1 AmebaZII Image Tool UI	36
Figure 4-2 Ameba-ZII EVB V2.0 Hardware Setup	37
Figure 5-1 Address Allocation of Different Memories on Ameba-ZII	39
Figure 5-2 Flash memory layout	40
Figure 5-3 TrustZone Memory Layout	47
Figure 6-1 Overview of boot flow	48
Figure 6-2 Secure boot flow	49
Figure 6-3 Partition table and boot image decryption flow	50
Figure 6-4 secure boot use scenario	51
Figure 7-1 Methodology to Update Firmware via OTA	69
Figure 7-2 OTA Process Flow	70
Figure 7-3 Boot Process Flow	71
Figure 7-4 OTA update procedure	72
Figure 7-5 OTA Firmware SWAP Procedure	73

List of Table

Table 1-1 GPIOA Pin MUX: DEV_2V0 Board.....	11
Table 5-1 Size of Different Memories on Ameba-ZII.....	39
Table 5-2 Description of flash layout.....	40
Table 5-3 The layout of Partition table.....	41
Table 5-4 Layout of system data	42
Table 5-5 Definition for OTA section in system data.....	42
Table 5-6 Definition for Flash section in system data	42
Table 5-7 Definition for Log UART section in system data	43
Table 5-8 The layout of boot image	43
Table 5-9 The layout of firmware image.....	44
Table 5-10 AmebaZII DTCM (256KB) memory layout.....	46
Table 5-11 Description of RAM layout.....	46

1 Demo Board User Guide

1.1 PCB Layout Overview

RTL8720C embedded on Ameba-ZII DEV demo board, which consists of various I/O interfaces. For the details of the HDK, please contact us for further reference.




Figure 1-2 Ameba-ZII 2V0 Dev Board PCB Layout


1.2 Pin Mux Alternate Functions

1.2.1 Pin Mux Table

Pin Name	SPIC-Flash/SDIO	JTAG	UART	SPI/WL_LED/EXT_32K	I2C	PWM
GPIOA_0		JTAG_CLK	UART1_IN	EXT_32K		PWM[0]
GPIOA_1		JTAG_TMS	UART1_OUT	BT_LED		PWM[1]
GPIOA_2		JTAG_TDO	UART1_IN	SPI_CS _n	I2C_SCL	PWM[2]
GPIOA_3		JTAG_TDI	UART1_OUT	SPI_SCL	I2C_SDA	PWM[3]
GPIOA_4		JTAG_TRST	UART1_CTS	SPI_MOSI		PWM[4]
GPIOA_5			UART1_RTS	SPI_MISO		PWM[5]
GPIOA_6						PWM[6]
GPIOA_7	SPI_M_CS			SPI_CS _n		
GPIOA_8	SPI_M_CLK			SPI_SCL		
GPIOA_9	SPI_M_DATA[2]		UART0_RTS	SPI_MOSI		
GPIOA_10	SPI_M_DATA[1]		UART0_CTS	SPI_MISO		
GPIOA_11	SPI_M_DATA[0]		UART0_OUT		I2C_SCL	PWM[0]
GPIOA_12	SPI_M_DATA[3]		UART0_IN		I2C_SDA	PWM[1]
GPIOA_13			UART0_IN			PWM[7]
GPIOA_14	SDIO_INT		UART0_OUT			PWM[2]
GPIOA_15	SD_D[2]		UART2_IN	SPI_CS _n	I2C_SCL	PWM[3]
GPIOA_16	SD_D[3]		UART2_OUT	SPI_SCL	I2C_SDA	PWM[4]
GPIOA_17	SD_CMD					PWM[5]
GPIOA_18	SD_CLK					PWM[6]
GPIOA_19	SD_D[0]		UART2_CTS	SPI_MOSI	I2C_SCL	PWM[7]
GPIOA_20	SD_D[1]		UART2_RTS	SPI_MISO	I2C_SDA	PWM[0]
GPIOA_21			UART2_IN		I2C_SCL	PWM[1]
GPIOA_22			UART2_OUT	LED_0	I2C_SDA	PWM[2]
GPIOA_23				LED_0		PWM[7]

Table 1-1 GPIOA Pin MUX: DEV_2V0 Board

Note: This table may not be up-to-date, please check the HDK and datasheet for more details.



2 SDK Architecture

Ameba-ZII SDK includes four folders: 'component', 'doc', 'project' and 'tools'.


The architecture of SDK and descriptions of main folders are shown as below.

2.1 Component

Folder	Sub-folders		Description
<div> <div>Ameba_SDK_v7.1a</div> <div> <div>component</div> <div>common</div> <div>api</div> <div>application</div> <div>audio</div> <div>bluetooth</div> <div>drivers</div> <div>example</div> <div>file_system</div> <div>graphic</div> <div>mbed</div> <div>media</div> <div>network</div> <div>test</div> <div>ui</div> <div>utilities</div> <div>video</div> <div>os</div> <div>cmsis_rtos</div> <div>customer_rtos</div> <div>freertos</div> <div>os_dep</div> <div>system_view</div> <div>ucos2</div> <div>ucos3</div> <div>soc</div> <div>realtek</div> <div>8710c</div> <div>app</div> <div>cmsis</div> <div>fwlib</div> <div>mbed-drivers</div> <div>misc</div> </div> </div>	Component	Common	Api
			Application
			Bluetooth
			Drivers
			Example
			File_system
			Mbed
			Media
			Network
			Utilities
	OS	freertos	FreeRTOS source code
		os_dep	osdep_service.c: Realtek encapsulating interface for FreeRTOS osdep_service.h: Realtek encapsulating interface header
	SOC	App	Monitor and shell
		Cmsis	cmsis style header file and startup file
		Fwlib	HAL drivers and libraries
		Mbed-drivers	Mbed API source code
		Misc	SDK libraries, IAR/GCC utilities...

Figure 2-1 SDK architecture and description part 1

2.2 Doc, Project, Tools



Folder	Sub-folder	Description
DOC	AN0004	Realtek low power Wi-Fi MP user guide
	AN0011	Realtek WLAN simple configuration
	AN0012	Realtek secure socket layer (SSL)
	AN0075	Realtek Ameba-all at command v2.0
	AN0500	Realtek Ameba-ZII application note
Project	realtek_amebaz2_v0_example	IAR/GCC project entry for AmebaZII
	\$/EWARM-RELEASE	IAR projects
	\$/~/Project_is.eww	IAR project for ignore secure (is, non TrustZone) configuration
	\$/~/Project_tz.eww	IAR project for TrustZone(tz) configuration
	\$/GCC-RELEASE	GCC projects
	\$/~/application.is.mk	GCC project for Ignore Secure (is, non TrustZone) configuration
	\$/~/application.tz.mk	GCC project for TrustZone (tz) configuration
	\$/example_sources	Examples for peripherals
Tools	Bluetooth	APP for BT config
	DownloadServer	OTA download TCP server
	DownloadServer (HTTP)	OTA download HTTP server
	pyOCD	GDB server for DAPLink

Figure 2-2 SDK architecture and description part 2

3 SDK Build Environment Setup

3.1 Introduction

In this chapter, we will illustrate how to build Realtek WiFi SDK. We will start by explaining how to setup debugger on your computer for both **Windows OS** and **Linux OS**. Ameba-ZII uses **J-Link** Debugger and **DAPLink** debugger.

Then, we will illustrate how to connect **logUART** to the debuggers.

Lastly, we will explain how to setup development environment for your computer and how to process the compilation. The **IAR** IDE will be used for Windows OS and **GCC** IDE will be used for both Windows OS and Linux OS.

Note: For Windows OS, we use **Windows 7 64-bit** as our platform.

3.2 Debugger Settings

To download code or debug on Ameba-ZII, user needs to make sure the debugger is setup properly.

Ameba-ZII supports **J-Link** and **CMSIS-DAP** for code download and entering debugger mode. The settings are described below.

3.2.1 J-Link Debugger

3.2.1.1 Connection

Ameba-ZII supports J-Link debugger. you need to connect the **Serial Wire Debug (SWD)** connector of Ameba-ZII to J-Link debugger as shown below and then connect J-Link to PC. You can refer to section 1.2.2 for SWD pin definitions.




Figure 3-1 Connection between J-Link Adapter and Ameba-ZII SWD connector

Note:

1. To be able to debug Ameba-ZII which is powered by Cortex-M33, user needs a J-Link debugger with the latest hardware version (Check https://wiki.segger.com/Software_and_Hardware_Features_Overview for details).
2. If you are using **Virtual Machine** as your platform, please make sure the USB connection setting between VM host and client is correct so that the VM client can detect the device.

3.2.1.2 Setups on Windows OS

To be able to use J-Link debugger, you need to firstly install J-Link GDB server.

Please check <http://www.segger.com> and download “J-Link Software and Documentation Pack” (<https://www.segger.com/downloads/jlink>).

Note: To support TrustZone feature, it’s better to download the **latest version** of J-Link Software. Version 6.40 is used to prepare this document.

The process of is as follows:

1. Install J-Link GDB server.

Please check <http://www.segger.com> and download “J-Link Software and Documentation Pack” (<https://www.segger.com/downloads/jlink>).



Figure 3-2 J-Link Setup Interface

2. Open installation location of 'JLink_V640' and run “JLinkGDBServer.exe” to check connection.

3. Make sure the configuration is fine and click 'OK'.




Figure 3-3 J-Link GDB server UI under Windows

4. Check if the below information is shown properly.




Figure 3-4 J-Link GDB server connect under Windows

Note: If J-Link GDB Server is unable to detect the device, try re-connecting the wires and re-open 'JLinkGDBServer.exe' may solve the problem.

3.2.1.3 Setups on Linux OS


3.2.1.3.1 Install J-Link Software on Ubuntu/Linux

1. Download the latest JLink software for Ubuntu from the following link:
<https://www.segger.com/downloads/jlink/#J-LinkSoftwareAndDocumentationPack>
2. Install via the .DEB/ .RPM or TGZ file, the commands below are to install JLink through the .DEB file
 - a. "sudo dpkg -i JLink_Linux_V646b_x86_64.deb"
 - b. "sudo dpkg --install JLink_Linux_V646b_x86_64.deb"


3.2.1.3.2 Steps to Initiate JLinkGDBServer

If all steps mentioned in 3.2.1.2.1 have been followed, the JLink software as well as the JLink GDB server needs to be installed successfully. Before initiating the flash, follow the steps below to initiate the JLink GDB Server.

1. Open a new terminal along with the terminal where the SDK is open.
2. In the new terminal enter the command "sudo JLinkGDBServerExe".
3. Once this is done, the JLink GDB server config window will pop up as shown below.



4. The configurations to be selected are as shown above, to ensure proper connection please follow the configurations exactly as shown on the image and click “ok”.
5. If the connection is successful, the connection window should be as it is shown below.



6. Once connection is successful, please do not close the terminal from which the GDB server was started as this will result in the termination of the JLink GDB server program and in turn the flash will be a failure.

3.2.2 pyOCD/DAPLink

pyOCD (python On-Chip Debugger) provides open source Python library for programming and debugging Arm Cortex-M microcontrollers. pyOCD uses DAPLink as software project which enables programming and debugging application software on running on Arm Cortex CPUs. DAPLink enables developers with drag-and-drop programming and CMSIS-DAP (Cortex Microcontroller Software Interface Standard - Debug Access Port) based debugging. It runs on a secondary MCU that is attached to the JTAG port of the application MCU.

DAPLink can be downloaded from: <https://github.com/ARMmbed/DAPLink>


There is a modified version of pyOCD in Ameba-ZII SDK. It can be found in ‘tools/pyOCD’ of the SDK.

Also, pyOCD can be downloaded from: <https://github.com/mbedmicro/pyOCD>

3.2.2.1 Connection


To use DAPLink you need to connect Ameba-ZII to PC via **CON2** and connect jumpers at **J33** as shown.

Note: You need to check whether the **DAP Chip** is mounted on the board.



The DAPLink debug probe also provides a USB serial port which can be bridged through to a TTL UART on the target system. The USB Serial port will appear on a Windows machine as a COM port, or on a Linux machine as a /dev/tty interface and on Mac OS

as a /dev/usbmodem. While Linux and Mac OS dont require any drivers, Windows version older than Windows 10 will require a serial port driver which can be found in http://os.mbed.com/media/downloads/drivers/mbedWinSerial_16466.exe. If Serial to USB driver has been installed and the board is connected to PC, there should be mbed Serial Port shown in Device Manager.




3.2.2.2 Setups on Windows OS


- 1) If Python 2.7 is not ready on your computer, please download and install **Python 2.7** from website: <https://www.python.org/downloads/release/python-2716/>

Note: Please choose **32-bit** version “Windows x86 MSI installer”.

- 2) Setup **PATH** for Python 2.7:
 - a. In ‘Control Panel > System and Security > System’, click **Advanced system settings**.




- b. Choose ‘**Advanced**’ tab and click ‘**Environment Variables**’.



- c. Click Edit Path variable in **User variables** or **System variables**, then adding **Python 2.7 install path** and **scripts path** to Path variable.

For example, adding C:\Python27 and C:\Python27\Scripts to Path variable.



- 3) Upgrade **pip** and install necessary packages in command window by following commands
 - > **python -m pip install --upgrade pip**
 - > **pip install pywinusb enum34 cmsis-pack-manager colorama intelhex intervaltree prettytable pyelftools pyyaml six**
- 4) Install **pyOCD** in SDK folder 'tools/pyOCD/pyocd-0.21.1.dev35+dirty.win32.exe'
- 5) Install package to offer easy USB device communication in Python
 - > **pip install pyusb**
- 6) Attached HDK (DAPLink enabled) to computer then using command
 - > **pyocd-gdbserver -p 2331**

If successfully detected, the following message will be shown:

```
$ pyocd-gdbserver -p 2331
0000398:WARNING:gdb_server:pyocd-gdbserver is deprecated; please use the new combined pyocd tool.
0000642:WARNING:mbed_board:Board ID 0857 is not recognized, using generic cortex_m target.
0000643:INFO:board:Target type is cortex_m
0000643:WARNING:board:Generic 'cortex_m' target type is selected; is this intentional? You will be able to debug but not program f
lash. To set the target type use the '--target' argument or 'target_override' option. Use 'pyocd list --targets' to see available
targets types.
0000676:INFO:dap:DP IDR = 0x6ba02477 (v2 rev6)
0000694:INFO:ap:AP#0 IDR = 0x84770001 (AHB-AP var0 rev8)
0000707:INFO:ap:AP#1 IDR = 0x54770002 (APB-AP var0 rev5)
0000727:INFO:rom_table:AP#0 ROM table #0 @ 0xe00ff000 (designer=879 part=030)
0000738:INFO:rom_table:[0]<e000e000:SCS-M33 class=9 designer=879 part=033 devtype=00 archid=2a04 devid=0:0:0>
0000746:INFO:rom_table:[1]<e0001000:DWT class=9 designer=879 part=035 devtype=00 archid=1a02 devid=0:0:0>
0000753:INFO:rom_table:[2]<e0002000:BDPU class=9 designer=879 part=034 devtype=00 archid=1a03 devid=0:0:0>
0000763:WARNING:rom_table:Invalid coresight component, cidr=0x0
0000763:WARNING:rom_table:Warning: ROM table @ 0x80000000 has unexpected CIDR component class (0x0)
0000767:INFO:cortex_m_v8m:CPU implementer is Realtek.
0000770:INFO:cortex_m_v8m:CPU core #0 is Cortex-M33 r1p0 (security ext present)
0000780:INFO:dwt:1 hardware watchpoints
0000784:INFO:fpb:2 hardware breakpoints, 0 literal comparators
0000796:INFO:server:Semihost server started on port 4444
0000797:INFO:gdbserver:GDB server started on port 2331
```

3.2.2.3 Setups on Linux OS

- 1) Similar to windows, **Python 2.7** is required. If there is no Python 2.7 existed in Linux, please install Python 2.7. If your Linux distribution is **Ubuntu**, please using following command:
 - > **sudo apt install python2.7**
- 2) Then install and upgrade pip and necessary packets
 - > **sudo apt install python-pip**

- > `sudo python -m pip install --upgrade pip`
- > `sudo pip install pyusb enum34 cmsis-pack-manager colorama intelhex intervaltree prettytable pyelftools pyyaml six`
- 3) Install pyOCD in SDK folder tools/pyOCD/pyocd-0.21.1.dev36-py2.7.egg
 - > `sudo python -m easy_install tools/pyOCD/pyocd-0.21.1.dev36-py2.7.egg`
- 4) Attached HDK (DAPLink enabled) to computer then using command.
May need using sudo to have the hardware access privilege
 - > `sudo pyocd-gdbserver -p 2331`
- 5) If successfully detected, the following message will be shown:

```
$ pyocd-gdbserver -p 2331
0000398:WARNING:gdb_server:pyocd-gdbserver is deprecated; please use the new combined pyocd tool.
0000642:WARNING:mbed_board:Board ID 0857 is not recognized, using generic cortex_m target.
0000643:INFO:board:Target type is cortex_m
0000643:WARNING:board:Generic 'cortex_m' target type is selected; is this intentional? You will be able to debug but not program f
lash. To set the target type use the '--target' argument or 'target_override' option. Use 'pyocd list --targets' to see available
targets types.
0000676:INFO:dap:DP IDR = 0x6ba02477 (v2 rev6)
0000694:INFO:ap:AP#0 IDR = 0x84770001 (AHB-AP var0 rev8)
0000707:INFO:ap:AP#1 IDR = 0x54770002 (APB-AP var0 rev5)
0000727:INFO:rom_table:AP#0 ROM table #0 @ 0xe00ff000 (designer=879 part=030)
0000738:INFO:rom_table:[0]<e000e000:SCS-M33 class=9 designer=879 part=033 devtype=00 archid=2a04 devid=0:0:0>
0000746:INFO:rom_table:[1]<e0001000:DWT class=9 designer=879 part=035 devtype=00 archid=1a02 devid=0:0:0>
0000753:INFO:rom_table:[2]<e0002000:BP class=9 designer=879 part=034 devtype=00 archid=1a03 devid=0:0:0>
0000763:WARNING:rom_table:Invalid coresight component, cidr=0x0
0000763:WARNING:rom_table:Warning: ROM table @ 0x80000000 has unexpected CIDR component class (0x0)
0000767:INFO:cortex_m_v8m:CPU implementer is Realtek.
0000770:INFO:cortex_m_v8m:CPU core #0 is Cortex-M33 rlp0 (security ext present)
0000780:INFO:dwt:1 hardware watchpoints
0000784:INFO:fpb:2 hardware breakpoints, 0 literal comparators
0000796:INFO:server:Semihost server started on port 4444
0000797:INFO:gdbserver:GDB server started on port 2331
```

3.2.3 OpenOCD/DAPLink

The Open On-Chip Debugger (OpenOCD) aims to provide debugging, in-system programming and boundary-scan testing for embedded target devices.

OpenOCD software can be downloaded from below links:

<https://gnutoolchains.com/arm-eabi/openocd/> (pre-build OpenOCD for Windows)

[git://git.code.sf.net/p/openocd/code](https://git.code.sf.net/p/openocd/code) (source code for OpenOCD)

3.2.3.1 Connection

It's the same as 3.2.1.1 .


Note: After downloading the image, user must close OpenOCD Debugger, then **unplug and plug** CON2 to reset the DAPLink before you reset the Ameba-ZII board, otherwise you will see below log when you reset the board.

```
== Rtl8710c IoT Platform ==
Chip UID: 5, Ver: 1
ROM Version: v2.1
Test Mode: boot_cfg1=0x0
Download Image over UART2[tX=16,rX=15] baud=115200
```

3.2.3.2 Setups on Windows OS

The pre-build OpenOCD for Windows can be found in <https://gnutoolchains.com/arm-eabi/openocd/>. (openocd-20200114.7z is used to prepare this document.)

Add user needs add the path for Environment Variables Path (Control Panel -> System and Security -> System -> Advanced System Settings -> Advanced tab -> Environment Variables -> Path).



If OpenOCD has been installed correctly, execute GCC-RELEASE/run_openocd.bat to start GDB server and you should see some messages like below figure. This window should **NOT** be closed if you want to download software or enter GDB debugger. (Note that you also can execute run_openocd.sh script on Cygwin terminal rather than execute run_openocd.bat batch file.)

```

C:\Windows\system32\cmd.exe

D:\Projects\ameba\sdv7.1a\project\realtek_amebaz2_v0_example\GCC-RELEASE>taskkill /F /IM openocd.exe
ERROR: The process "openocd.exe" not found.

D:\Projects\ameba\sdv7.1a\project\realtek_amebaz2_v0_example\GCC-RELEASE>openocd -f interface\cmsis-dap.cfg -f ..\..\..\component\soc\realtek\8710c\misc\gcc_utility\openocd\amebaz2.cfg
Open On-Chip Debugger 0.10.0 (2020-01-14) [https://github.com/sysprogs/openocd]
Licensed under GNU GPL v2
libusb1 09e75e98b4d9ea7909e8837b7a3f00dda4589dc3
For bug reports, read
    http://openocd.org/doc/doxygen/bugs.html
Info : auto-selecting first available session transport "swd". To override use 'transport select <transport>'.
cortex_m reset_config sysresetreq

Info : Listening on port 6666 for tcl connections
Info : Listening on port 4444 for telnet connections
Info : CMSIS-DAP: SWD Supported
Info : CMSIS-DAP: FW Version = 1.0
Info : CMSIS-DAP: Interface Initialised (SWD)
Info : SWCLK/TCK = 1 SWDIO/TMS = 1 TDI = 0 TDO = 0 nTRST = 0 nRESET = 1
Info : CMSIS-DAP: Interface ready
Info : clock speed 500 kHz
Info : SWD DPIDR 0x6ba02477
Info : rtl8710c.cpu: hardware has 2 breakpoints, 1 watchpoints
Info : Listening on port 3333 for gdb connections

```

On the Cygwin terminal you should type below command before you using OpenOCD/CMSIS-DAP to download software or enter GDB debugger:

```
$ make setup GDB_SERVER=openocd
```

```

$ make setup GDB_SERVER=openocd
make[1]: Entering directory '/cygdrive/d/Projects/ameba/sdv7.1a/project/realtek_amebaz2_v0_example/GCC-RELEASE'
-----
Setup openocd
-----
cp -p ../../component/soc/realtek/8710c/misc/gcc_utility/rtl_gdb_debug_openocd.txt ../../component/soc/realtek/8710c/misc/gcc_utility/rtl_gdb_debug.txt
cp -p ../../component/soc/realtek/8710c/misc/gcc_utility/rtl_gdb_flashloader_openocd.txt ../../component/soc/realtek/8710c/misc/gcc_utility/rtl_gdb_flashloader.txt
make[1]: Leaving directory '/cygdrive/d/Projects/ameba/sdv7.1a/project/realtek_amebaz2_v0_example/GCC-RELEASE'

```

3.2.3.3 Setups on Linux OS

Here is the setup guide for compiling and installing the latest version OpenOCD from github source code. (below steps are verified under 16.04.1-Ubuntu and git://git.code.sf.net/p/openocd/code#0a11537b3220749107f4ec78c76236ac8c9339d1.)

Firstly, we assume that you have access to root privileges and you need to install some required packages. The packages include git, gcc build environment, usb-related libraries:

```
$ sudo apt-get install git build-essential g++ autotools-dev make libtool pkg-config autoconf
automake texinfo libudev-dev libusb-1.0-0-dev libfox-1.6-dev
```

Secondly, we need to install HIDAPI library before OpenOCD. HIDAPI is a library which allows applications to interface with USB devices. You can refer <http://www.signal11.us/oss/hidapi/> for more information about it. To install it, we are going to clone the git project and compile it:

```
$ cd ~/
$ git clone https://github.com/signal11/hidapi.git
```



```
$ cd hidapi/
$ ./bootstrap
$ ./configure
$ make
$ sudo make install
```

After typing above commands, the HIDAPI should be installed. But we still need to add the location of the hid library into system PATH variable. For Ubuntu, please use an editor to open ~/.profile file:

```
$ vim ~/.profile
```

And at the bottom of .profile, please add the following line:

```
PATH="$HOME/bin:/usr/local/lib:$PATH"
```

```
# ~/.profile: executed by the command interpreter for login shells.
# This file is not read by bash(1), if ~/.bash_profile or ~/.bash_login
# exists.
# see /usr/share/doc/bash/examples/startup-files for examples.
# the files are located in the bash-doc package.

# the default umask is set in /etc/profile; for setting the umask
# for ssh logins, install and configure the libpam-umask package.
#umask 022

# if running bash
if [ -n "$BASH_VERSION" ]; then
    # include .bashrc if it exists
    if [ -f "$HOME/.bashrc" ]; then
        . "$HOME/.bashrc"
    fi
fi

# set PATH so it includes user's private bin if it exists
if [ -d "$HOME/bin" ] ; then
    PATH="$HOME/bin:$PATH"
fi

PATH="$HOME/bin:/usr/local/lib:$PATH"
```

To reload the PATH variable, you can use below command:

```
$ source ~/.profile
```

And you can use echo command to check the updated content of PATH variable:

```
$ echo $PATH
```

```
realtek@realtek-VirtualBox:~$ echo $PATH
/home/realtek/bin:/usr/local/lib:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games
```

We also need to update our system shared library cache by following command:

```
$ sudo ldconfig
```

Finally, we are going to compile and install OpenOCD library after we installed HIDAPI:

```
$ cd ~/
$ git clone git://git.code.sf.net/p/openocd/code openocd-code
$ cd openocd-code/
$ ./bootstrap
```

Since we are using OpenOCD/CMSIS-DAP, we only enable its corresponding configuration:

```
$ ./configure --enable-cmsis-dap --disable-gccwarnings
$ make
$ sudo make install
```


At this point, we have installed the newest OpenOCD library and the OpenOCD/CMSIS-DAP connection should be able to work. You can use -v command to check its version:

```
$ openocd -v
```

```
realtek123@ubuntu:~/sdk-ameba-v7.1d_v2/project/realtek_amebaz2_v0_example/GCC-RELEASE$ openocd -v
Open On-Chip Debugger 0.10.0+dev-01060-g0a11537 (2020-02-17-10:27)
Licensed under GNU GPL v2
For bug reports, read
    http://openocd.org/doc/doxygen/bugs.html
```

Now if above steps are done successfully, you can run below command to start OpenOCD Debugger

```
$ sudo ./run_openocd.sh
```

If everything is fine, you will see below logs

```
realtek123@ubuntu:~/sdk-ameba-v7.1d_v2/project/realtek_amebaz2_v0_example/GCC-RELEASE$ sudo ./run_openocd.sh
Open On-Chip Debugger 0.10.0+dev-01060-g0a11537 (2020-02-17-10:27)
Licensed under GNU GPL v2
For bug reports, read
    http://openocd.org/doc/doxygen/bugs.html
Info : auto-selecting first available session transport "swd". To override use 'transport select <transport>'.
DEPRECATED! use 'adapter speed' not 'adapter_khz'
DEPRECATED! use 'adapter srst delay' not 'adapter_nsrst_delay'
cortex_m reset_config sysresetreq

Info : Listening on port 6666 for tcl connections
Info : Listening on port 4444 for telnet connections
Info : CMSIS-DAP: SWD Supported
Info : CMSIS-DAP: FW Version = 1.0
Info : CMSIS-DAP: Interface Initialised (SWD)
Info : SWCLK/TCK = 1 SWDIO/TMS = 1 TDI = 0 TDO = 0 nTRST = 0 nRESET = 1
Info : CMSIS-DAP: Interface ready
Info : clock speed 500 kHz
Info : SWD DPIDR 0x6ba02477
Info : rtl8710c.cpu: hardware has 2 breakpoints, 1 watchpoints
Info : rtl8710c.cpu: external reset detected
Info : Listening on port 3333 for gdb connections
```

But if you get below logs, please check your board connection.

```
realtek123@ubuntu:~/sdk-ameba-v7.1d_v2/project/realtek_amebaz2_v0_example/GCC-RELEASE$ sudo ./run_openocd.sh
[sudo] password for realtek123:
Open On-Chip Debugger 0.10.0+dev-01060-g0a11537 (2020-02-17-10:27)
Licensed under GNU GPL v2
For bug reports, read
    http://openocd.org/doc/doxygen/bugs.html
Info : auto-selecting first available session transport "swd". To override use 'transport select <transport>'.
DEPRECATED! use 'adapter speed' not 'adapter_khz'
DEPRECATED! use 'adapter srst delay' not 'adapter_nsrst_delay'
cortex_m reset_config sysresetreq

Info : Listening on port 6666 for tcl connections
Info : Listening on port 4444 for telnet connections
Error: unable to find CMSIS-DAP device
```

3.3 Log UART Settings

To be able to start development with the demo board, Log UART must be connected properly. Different versions of EVBs have different connections.

3.3.1 EVB v2.0

By default, UART2 (GPIOA_15 / GPIOA_16, check figure 1-3) is used as system log UART. User needs to connect jumpers to **J33** for **CON3 (FT232)** or **CON2 (DAP)**.

1) Connection to log UART via **FT232 (CON3)**:




Figure 3-2 Log UART via FT232 on EVB V2.0

2) Connection to log UART via **DAP (CON2)**:

Note: You need to check whether the **DAP Chip** is mounted on the board.




Figure 3-7 Log UART via DAP on EVB V2.0

3.4 IAR IDE Setup on Windows

The IAR IDE (integrated development environment) only supports Windows OS, this section is applicable for **Windows OS only**.

3.4.1 Install IAR IDE

IAR IDE provides the toolchain for Ameba-ZII. It allows users to write programs, compile and upload them to your board. Also, it supports step-by-step debug function.

User can visit the official website of **IAR Embedded Workbench** and install the IDE by following its instructions.


Note: Please use IAR version **8.30** or above.

3.4.2 Build Non-Trust Zone Project

Currently users can use **ignore secure mode**. 'project_is.eww' ('is' means ignore secure) is the project without **TrustZone** configuration. This project is easier to develop and suit for first-time developer.

3.4.2.1 Compilation

- 1) Open SDK/project/realtek_amebaz2_v0_example/EWARM-RELEASE/Project_is.eww.
- 2) Confirm 'application_is' in Work Space, right click 'application_is' and choose "Rebuild All" to compile.



- 3) Make sure there is no error after compile.

3.4.2.2 Generate Image Binary

After compile, the images **partition.bin**, **bootloader.bin**, **firmware_is.bin** and **flash_is.bin** can be seen in the EWARM-RELEASE\Debug\Exe.

- 1) **partition.bin** stores partition table, recording the address of Boot image and firmware image;
- 2) **bootloader.bin** is bootloader image;
- 3) **firmware_is.bin** is application image;
- 4) **flash_is.bin** links partition.bin, bootloader.bin and firmware_is.bin. Users need to choose flash_is.bin when downloading the image to board by PG Tool.

3.4.2.3 Download

After a successfully compilation and 'flash_is.bin' (ignore secure) is generated without error, user can either

- 1) Directly download the image binary on to demo board from IAR IDE (as below)




Figure 3-7 IAR download binary on flash

Note: Please 'make' the project first when some code is modified before download the bin file on the board, otherwise the download will fail and below logs will be shown.




Figure 3-8 IAR download code on flash error message on IDE

```
Realtek Ameba-ZII Flash Loader Build @ 19:38:43, Nov 28 2018
DownloadingImage size (8b80980f) is invalid! Make sure the image is generated before the download
```

Figure 3-9 IAR download code on flash error message on Log UART

- 2) Or using the PG tool for Ameba-ZII (Will not be shown here, please check chapter Image Tool for details).

3.4.3 Build Trust Zone Project

If the project is building in **trust zone mode**, '**project_tz.eww**' (tz means trust zone) is the project with trust zone configuration. The code can be decided as secure or not by putting the code to '**application_s**' or '**application_ns**'. Secure code can be executed by enabling **EXAMPLE_TRUST_ZONE** in **platform_opts.h**.

3.4.3.1 Compilation

- 1) Open SDK/project/realtek_amebaz2_v0_example/EWARM-RELEASE/Project_tz.eww.
- 2) Confirm '**application_ns**' and '**application_s**' are in Work Space.
- 3) Right click '**application_s**' and click "Rebuild All" to compile '**application_s**' first. If '**application_s**' is compiled successfully, it will generate a file named '**application_s_import_lib.o**' and the file will be put in "lib" folder of '**application_ns**', shown in Figure 2-10.




Figure 3-10 application_s compile result

- 4) Make sure '**application_s**' is compiled successfully and the file '**application_s_import_lib.o**' has been put under "lib" in '**application_ns**'.
- 5) Right click '**application_ns**' and click "Rebuild All" to build '**application_ns**'.
- 6) Make sure the '**application_ns**' is compiled successfully.

3.4.3.2 Generate Image Binary

After compile, the images **partition.bin**, **bootloader.bin**, **firmware_tz.bin** and **flash_tz.bin** can be seen in the EWARM-RELEASE\Debug\Exe.

- 1) **partition.bin** stores partition table, recording the address of Boot image and firmware image;
- 2) **bootloader.bin** is bootloader image;
- 3) **firmware_tz.bin** is application image;
- 4) **flash_tz.bin** links **partition.bin**, **bootloader.bin** and **firmware_tz.bin**. Users need to choose **flash_tz.bin** when downloading the image to board by PG Tool.

3.4.3.3 Download

After a successfully compilation and '**flash_tz.bin**' is generated without error, user can either

- 1) Directly **download** the image binary on to demo board from IAR IDE (as below)




Figure 3-11 IAR download binary on flash

- 2) Or using the **PG tool** for Ameba-ZII (Will not be shown here, please check chapter Image Tool for details).

3.4.4 IAR Memory Configuration

The whole memory layout of Ameba-ZII can refer to chapter Memory Layout.

And there will be some extra configurations user needs to do if they want to put some code to certain memory region.

3.4.4.1 Configure Memory from IAR IDE

In IAR Workspace, there are “@ERAM” and “@SRAM” group. “@ERAM” represents **external RAM**, which can be known as **PSRAM**. “@SRAM” represents **SRAM**. Except “@ERAM” and “@SRAM” group, the rest of read-only section (TEXT and RODATA) will be placed on **XIP**.

If users want to link a particular file into PSRAM (need to make sure that PSRAM is available), users can drag-and-drop the files into “@ERAM”. For example, “test.c” will be linked to PSRAM as the graph below. If users want to place specific source file into SRAM, users can drag-and-drop the files into “@SRAM”. For example, “flash_api.c”, “flash_fatfs.c”, “hal_flash.c” is placed in SRAM as the graph below.




Figure 3-12 Overview of IAR Workspace

Note: There are some files which must NOT be linked to XIP section. Please keep the default settings of the IAR project if one doesn't know about this.

3.4.4.2 Configure Memory from ICF File

IAR uses ICF (IAR Configuration File) to configure memory allocation so users can configure memory allocation by ICF file.

ICF file of Ameba-ZII locates: “SDK/project/realtek_amebaz2_v0_example/EWARM-RELEASE/ application_is.icf”

Open “application_is.icf” with any text editor. There are some memory regions in it, which is:

- DTCM_RAM_region
- ERAM_region
- XIP_FLASH_region

Users can reference IAR document if they don't know the format of ICF.

3.4.5 IAR Memory Overflow

In default, Ameba-ZII place read-only (TEXT and RODATA) section in XIP area. If XIP does not have enough space, it will show the errors as below while linking.

```
Error[Lp011]: section placement failed
unable to allocate space for sections/blocks with a total estimated minimum size of 0x110'3e5e bytes
(max align 0x8) in <[0x9b00'0140-0x9bff'ffff]> (total uncommitted space 0xff'fec0).
```

The solution is to either minimize the code or move the code to other memory region. Same rule applies to SRAM and PSRAM if it's available.

3.5 GCC IDE Setup on Windows (Using Cygwin)

3.5.1 Install Cygwin

Cygwin is a large collection of GNU and Open Source tools which provide the similar functionality as a Linux distribution on Windows. It provides the GCC toolchain for Ameba-ZII to compile projects.

User can visit the official website of Cygwin and install the software. Please use **Cygwin 32-bit** version.

Note:

- During the Cygwin installation, please install “**math**” “**bc: Arbitrary precision calculator language**”
- During the Cygwin installation, please install “**devel**” “**make: The GNU version of the ‘make’ utility**”

3.5.2 Build Non-Trust Zone Project

3.5.2.1 Compile Project on Cygwin

- 1) Open “**Cygwin Terminal**”
- 2) Direct to compile path. Enter command “**cd /SDK/project/realtek_amebaz2_v0_example/GCC-RELEASE**”
- 3) Clean up pervious compilation files. Enter command “**make clean**”
- 4) Build all libraries and application. Enter command “**make all**”
- 5) Make sure there is no error after compile.

3.5.2.2 Generate Image Binary

After compile, the images partition.bin, bootloader.bin, firmware_is.bin and flash_is.bin can be seen in different folders of \GCC-RELEASE.

- 1) **partition.bin** stores partition table, recording the address of Boot image and firmware image; located at folder \GCC-RELEASE;
- 2) **bootloader.bin** is bootloader image; located at folder \GCC-RELEASE\bootloader\Debug\bin;
- 3) **firmware_is.bin** is application image; located at folder \GCC-RELEASE\application_is\Debug\bin;
- 4) **flash_is.bin** links partition.bin, bootloader.bin and firmware_is.bin. Located at folder \GCC-RELEASE\application_is\Debug\bin.

Note: Users need to choose ‘**flash_is.bin**’ when downloading the image to board by **PG Tool**.

3.5.2.3 Download

After a successfully compilation and 'flash_is.bin' is generated without error, user can either

- 1) Directly download the image binary on to demo board from Cygwin (as below)
Connect **SWD** to board and open "**JLinkGDBServer.exe**". Please refer to Jlink debugger sector for SWD connection.
Enter command "**make flash**" at Cygwin.
- 2) Or using the **PG tool** for Ameba-ZII (Will not be shown here, please check chapter Image Tool for details).

3.5.3 Build Trust Zone Project

3.5.3.1 Compile

- 1) Open "**Cygwin Terminal**".
- 2) Direct to compile path. Enter command "**cd /SDK /project/realtek_amebaz2_v0_example/GCC-RELEASE**".
- 3) Clean up pervious compilation files. Enter command "**make clean**".
- 4) Build all libraries and application. Enter command "**make tz**".
- 5) Make sure there is no error after compile.

3.5.3.2 Generate Image Binary

After compile, the images partition.bin, bootloader.bin, firmware_tz.bin and flash_tz.bin can be seen in different folders of \GCC-RELEASE.

- 1) **partition.bin** stores partition table, recording the address of Boot image and firmware image; located at folder \GCC-RELEASE;
- 2) **bootloader.bin** is bootloader image; located at folder \GCC-RELEASE\bootloader\Debug\bin;
- 3) **firmware_tz.bin** is application image; located at folder \GCC-RELEASE\application_tz;
- 4) **flash_tz.bin** links partition.bin, bootloader.bin and firmware_tz.bin. Located at folder \GCC-RELEASE\application_tz.

Note: Users need to choose '**flash_tz.bin**' when downloading the image to board by **PG Tool**.

3.5.3.3 Download

After a successfully compilation and 'flash_tz.bin' is generated without error, user can either

- 1) Directly download the image binary on to demo board from **Cygwin** (as below)
Connect SWD to board and open "**JLinkGDBServer.exe**". Please refer to 'JLink section' for SWD connection.
Enter command "**make setup GDB_SERVER=jlink or pyocd**" to select GDB Server.
Enter command "**make flash_tz**" at Cygwin.
- 2) Or using the **PG tool** for Ameba-ZII (Will not be shown here, please check chapter Image Tool for details).

3.5.3.4 Debug

After a successfully downloading, user can debug with pyOCD + DAPLink enabled HDK or using JLINKGDBServer + JLINK by following command:

"make debug_tz"

Note: Before using "make debug_tz", "make setup GDB_SERVER=jlink or pyocd" to select GDB Server is necessary.

3.5.4 GCC Memory Configuration

The whole memory layout of Ameba-ZII can refer to chapter Memory Layout.

There will be some extra configurations user needs to do if they want to put some code to certain memory region.

3.5.4.1 Configure Memory from .ld File

GCC uses .ld files to configure memory allocation so users can configure memory allocation from .ld file.

The .ld file of Ameba-ZII locates at: “SDK/project/realtek_amebaz2_v0_example/GCC-RELEASE/ **rtl8710c_ram.ld**”

Open “**rtl8710c_ram.ld**” with any text editor. There are some memory regions in it, which are:

- DTCM_RAM
- PSRAM
- XIP_FLASH_region

Note: Users can refer GCC document to understand the format of .ld file.

3.5.5 GCC Memory Overflow

By default, Ameba-ZII places read-only (TEXT and RODATA) section in the XIP area. If XIP does not have enough space, there will be memory overflow error. The **solution** is to either minimize the code or re-allocate the code to other memory region. Same rule applies to SRAM (DTCM_RAM) and PSRAM (if it’s available).

3.6 GCC Environment on Ubuntu/Linux

3.6.1 Verify Device Connections

Once the JLink software is installed, the connections to the ubuntu machine of the device need to be verified.

1. Ensure that the JLink debugger is connected to the target board and the USB device is connected to the Ubuntu/Linux machine.
2. Ensure that the micro-usb is connected to **CON3** (FT232) and plugged into the Ubuntu/Linux machine via USB in order to receive serial logs.
3. To verify if both devices i.e. the JLink device and the device serial port have been detected properly we can use the “**lsusb**” command to see list of devices as shown below:

```
parallels@ubuntu:~$ lsusb
Bus 001 Device 009: ID 1366:0101 SEGGER J-Link PLUS
Bus 001 Device 005: ID 203a:ffff
Bus 001 Device 004: ID 203a:ffff
Bus 001 Device 003: ID 203a:ffff
Bus 001 Device 002: ID 203a:fff9
Bus 001 Device 001: ID 1d6b:0002 Linux Foundation 2.0 root hub
Bus 004 Device 001: ID 1d6b:0003 Linux Foundation 3.0 root hub
Bus 003 Device 001: ID 1d6b:0002 Linux Foundation 2.0 root hub
Bus 002 Device 002: ID 0403:6001 Future Technology Devices International, Ltd FT232 USB-Serial (UART) IC
Bus 002 Device 001: ID 1d6b:0001 Linux Foundation 1.1 root hub
parallels@ubuntu:~$
```

4. As you can see above the **SEGGER J-Link** and the **FT232 USB UART** device have been successfully detected.

3.6.2 Compile and Generate Binaries

1. Open the Ubuntu/Linux **terminal**.
2. Direct to compile path. Enter command “**cd /SDK /project/realtek_amebaz2_v0_example/GCC-RELEASE**”
3. Clean up pervious compilation files. Enter command “**make clean**”
4. Build all libraries and application. Enter command “**make all**”
5. Once the build is successful, you should be able to see the success logs as shown below.

```
[INFO] SECTION SET !!!!!
[INFO]1d71e30 61d900 ffffffff
[INFO]Hash result: b7 d4 4a 60 a0 27 cf 09 6f ad d8 ba 03 d7 0c 55 01 15 9e fa bf 5d 28 db 09 30 2d 75 8a 42 9f f8
[INFO]Padding to 64B
[INFO]
.../../component/soc/realtek/8710c/misc/gcc_utility/elf2bin.linux combine application_is/Debug/bin/flash_is.bin PTAB=partition
_bin,B00T=bootloader/Debug/bin/bootloader_bin,FW1=application_is/Debug/bin/firmware_is.bin
PTAB ==> partition_bin
B00T ==> bootloader/Debug/bin/bootloader_bin
FW1 ==> application_is/Debug/bin/firmware_is.bin
make[1]: Leaving directory '/home/parallels/sdk-ameba-v7.1a_rc4_gcc/project/realtek_amebaz2_v0_example/GCC-RELEASE'
parallels@ubuntu:~/sdk-ameba-v7.1a_rc4_gcc/project/realtek_amebaz2_v0_example/GCC-RELEASE$
```

3.6.3 Download and Flash Binaries

There are in-built scripts in the makefile that initiate download and flashing of the software via JLink. In order to flash successfully, the JLinkGDBServer needs to be initiated manually by the user and successful connection needs to be ensured. The JLink GDB server must be active and connected to the target before any type of flash action is taken. In order to start the JLink GDB server, follow the ‘**Steps to Initiate JLinkGDBServer**’ section.

3.6.3.1 Initiate Flash Download

Once the JLink GDB server is set up as per the instructions given before, perform the following steps to initiate the flash download.

1. Proceed back to the previous terminal where the SDK was made, without closing the terminal from which GDB server is running
2. Run the command “**make setup GDB_SERVER=jlink or pyocd**” to select GDB Server.
3. Run the command “**sudo make flash**”
4. If the flash download is successful, the following log will be printed

```
Flash Download done, exist
A debugging session is active.

Inferior 1 [Remote target] will be killed.

Quit anyway? (y or n) [answered Y; input not from terminal]
make[1]: Leaving directory '/home/parallels/sdk-ameba-v7.1a_rc4_gcc/project/realtek_amebaz2_v0_example/GCC-RELEASE'
parallels@ubuntu:~/sdk-ameba-v7.1a_rc4_gcc/project/realtek_amebaz2_v0_example/GCC-RELEASE$
```

3.6.3.2 Debug

After a successfully downloading, user can debug with pyOCD + DAPLink enabled HDK or using JLINKGDBServer + JLINK by following command

“**make debug_tz**”

Before using “**make debug_tz**”, “**make setup GDB_SERVER=jlink or pyocd**” to select GDB Server is necessary.

4 Image Tool

4.1 Introduction

This chapter introduces how to use Image Tool to generate and download images. As show in picture below, Image Tool has two menu pages:

- Download: used as image download server to transmit images to Ameba through UART.
- Generate: contact individual images and generate a composite image.

Please download the '**PG Tool Release Package**' and browse the image tool document '**UM0503**'.

Note: If you need to download code via external uart, must use **FT232** USB to connect UART dongle.




Figure 4-1 AmebaZII Image Tool UI

4.2 Environment Setup

4.2.1 Hardware Setup

4.2.1.1 EVB V2.0

User needs to connect CON3 to user's PC via a Micro USB cable. Add jumpers for J34 and J33 (J33 is for log UART which has two jumpers) if there is no connection.




Figure 4-2 Ameba-ZII EVB V2.0 Hardware Setup

4.2.2 Software Setup

- Environment Requirements: EX. WinXP, Win 7 Above, Microsoft .NET Framework 3.5
- AmebaZII_PGTool_v1.0.1.exe

4.3 Image Download

User can download the image to demo board by following steps:

- 1) Trigger Ameba-ZII chip enter **UART download mode** by:
 - a. Press and hold the **UART DOWNLOAD** button then press the **RESET** button and release both buttons. And make sure the log UART is connected properly.
 - b. If the chip enters **download mode**, the below log should be shown on log UART console.





Figure 4-4 Ameba-ZII UART download mode

- c. After confirming it is in download mode, **remember to disconnect the log UART console before using Image Tool to download**, because the tool will also need to connect to this log UART port.

2) Open AmebaZ2 PG Tool



- 3) “Browse” to choose the image to be downloaded (flash_xx.bin)
- 4) Choose “1. Program flash memory”
- 5) Choose correct “Flash Pin” according to the IC part number

Flash Pin	IC part number
PIN_A7_A12	RTL8710CX/RTL8720CM
PIN_B6_B12	RTL8720CF

- 6) Choose the correct **UART port** (use **rescan** to update the port list)
- 7) Click “Download” to start downloading image. While downloading, the status will be shown on the left bar.

Note: It’s recommended to use the default settings unless user is familiar with them.

5 Memory Layout

This chapter introduces the memory components in Ameba-ZII, including ROM, RAM, SRAM, PSRAM and Flash. Also, this chapter provides a guide for users to place their program to specific memory to fit user's requirement. However, some programs are fixed in specific memory and cannot be moved.

5.1 Memory Type

The size and configuration are as shown below

	Size(bytes)	Description
ROM	384K	Reserved
RAM	256K	Internal DTCM
PSRAM	4M	MCM PSRAM, only available on RTL8720CM
XIP	16M	Execute in Place, section TEXT and RODATA, virtual address remapped by SCE (Secure Code Engine). Physical address of Flash starts from 0x98000000 which can refer to the datasheet for more details.

Table 5-1 Size of Different Memories on Ameba-ZII

The graph of configuration on Ameba-ZII is as shown below:




Figure 5-1 Address Allocation of Different Memories on Ameba-ZII

5.2 Flash Memory Layout

The default flash layout used in SDK is shown in below figure.




Figure 5-2 Flash memory layout

And the description of each block is listed in table below.

Items	Start Offset Address	Limit Offset Address	Address adjustable	Size	Description	Mandatory
Partition table	0x00000000	0x00001000-1	N	4KB	The first 32 bytes is flash calibration pattern. The actual partition table starts from 0x20	Y
System data	0x00001000	0x00002000-1	N	4KB	To store some system settings	Y
Calibration data	0x00002000	0x00003000-1	N	4KB	RESERVED, user don't need to configure this portion	Y
Reserved	0x00003000	0x00004000-1	N	4KB	RESERVED, user don't need to configure this portion	Y
Boot image	0x00004000	0x0000C000-1	Y	32KB	Bootloader code/data	Y
Firmware 1	0x0000C000	0x0000C000 + N*4KB-1	Y	N*4KB	Application image	Y

Table 5-2 Description of flash layout

5.2.1 Partition Table

5.2.1.1 The Layout of Partition Table

The partition table stores following information:




Table 5-3 The layout of Partition table

- **Curve25519 Dec public key:** the public key used to generate AES key to decrypt image
- **Curve25519 Hash public key:** the public key used to generate Hash key to validate the hash value
- **Header:** partition table image header
- Partition table image info
 - **NUM:** The record number in the partition table, not including “Boot Image Partition record”
 - **FW1/FW2 IDX:** FW1/FW2 Partition record index
 - **Key_Exp_Op [2:0]**
 - 1: Export AES keys of the latest FW
 - 2: Export AES keys for both FW1 & FW2
 - Other: Don’t export any AES to RAM code
- **User Data Len:** the length (in bytes) of user data
- Partition record x (includes boot image partition record)

0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Start address				Length				TYPE	DBG_SKIP	RESV					
HKeyValid	RESV [15]														
Hash key															
Hash Key															

- **Start address:** the offset address on Flash for the image
- **Length:** the length of the image, align to 4K
- **TYPE:** type of the image (Pt=0/boot/sys/cal/user/fw1/fw2/resv)
- **DBG_SKIP:** skip download to ram from flash when debug mode is enabled
- **HKeyValid:** indicates the Hash Key is valid (bit [0]! = 0) or not(bit [0] = 0)
- **Hash key:** to do all firmware validation (from first byte to end)
- **User Data:** user secret data
- **Hash:** from the first byte of partition table to the end of user data (two public keys + Header + partition info + partition records + user data), calculated before encryption if the encryption is on

5.2.2 System Data

System data section is the one which stores some system settings, including OTA section, Flash section, Log UART section etc...
The size of system data section is 4KB.

Offset	0x00	0x04	0x08	0x0C
0x00	RSVD	RSVD	Force old OTA	RSVD
0x10	RSVD	RSVD	RSVD	RSVD
0x20	WORD1: RSVD WORD0: SPI Mode	WORD1: Flash Size WORD0: Flash ID	RSVD	RSVD
0x30	ULOG Baudrate	RSVD	RSVD	RSVD
0x40 ~ 0x70	RSVD (SPIC calibration setting)			
...	RSVD			
0xFE0	BT FTL GC status	RSVD	RSVD	RSVD
0xFF0	BT Calibration Data			

Table 5-4 Layout of system data

5.2.2.1 OTA Section

Offset	Bit	Function	Description
0x00	[31:0]	RSVD	RSVD
0x04	[31:0]	RSVD	RSVD
0x08	[31:8]	RSVD	RSVD
	[7:0]	Force old OTA	Select GPIO to force booting from old OTA image. Available GPIO pins may vary from different Chip part number. (GPIOA2~6, GPIOA13) BIT[7]: active_state, 0 or 1 BIT[6]: RSVD BIT[5]: port BIT[4:0]: pin number
0x0C	[31:0]	RSVD	RSVD

Table 5-5 Definition for OTA section in system data

5.2.2.1.1 Force Old OTA

The platform provides a “Force old OTA” option to let user roll back to the previous OTA image by using a GPIO pin as trigger.

5.2.2.2 Flash Section

Offset	Bit	Function	Description
0x20	[31:16]	RSVD	RSVD
	[15:0]	SPI IO Mode	0xFFFF: Quad IO mode 0x7FFF: Quad Output mode 0x3FFF: Dual IO mode 0x1FFF: Dual Output mode 0x0FFF: One IO mode
0x24	[31:16]	Flash Size	0xFFFF: 2MB 0x7FFF: 32MB 0x3FFF: 16MB 0x1FFF: 8MB 0x0FFF: 4MB 0x07FF: 2MB 0x03FF: 1MB
	[15:0]	Flash ID	Use it only if the flash ID cannot get by flash ID cmd
0x28	[31:0]	RSVD	RSVD
0x2C	[31:0]	RSVD	RSVD

Table 5-6 Definition for Flash section in system data

5.2.2.3 Log UART Section

Offset	Bit	Function	Description
0x30	[31:0]	Baudrate	0xFFFFFFFF: 115200 110~40000000
0x34	[31:0]	RSVD	RSVD
0x38	[31:0]	RSVD	RSVD
0x3C	[31:0]	RSVD	RSVD

Table 5-7 Definition for Log UART section in system data

5.2.3 Boot Image

5.2.3.1 The Layout of Boot Image

The format of the boot image is as below:




Table 5-8 The layout of boot image

- Curve25519 Dec public key: the public key used to generate AES key to decrypt image
- Curve25519 Hash public key: the public key used to generate Hash key to validate the hash value
- Header: boot image header
- Boot Image: boot image body (TEXT+DATA), will be padded with 0 to make its size is multiple of 32 bytes.
- Hash: two public keys + Header + Boot Image, calculated before encryption if image encryption is on

5.2.4 Firmware 1/Firmware 2

5.2.4.1 The Layout of Firmware Image

The format of the Firmware image is as below:



Table 5-9 The layout of firmware image

- **OTA signature:** The hash result of the 1st Image header “Sub FW Image 0 Header”
- **Public key 0 ~ 5:** Encryption key
 - key 0 is dedicated to enc/dec all “OTA signature/Header/FST”
 - key 1~5 are reserved
- **Sub-image x Header:** image header of FW sub-image x
- **Sub-image x FST:** Firmware Security Table of FW sub-image x
 - Each sub-image has image sections which have a section header and a section image body
- **Hash:** calculated with Encrypted FW image if image encryption is on
 - The 1st sub-image
 - From OTA Signature to the last image section, including all padding bytes
 - Other sub-image
 - From the sub image header to the last image section, including all padding bytes

5.2.4.2 How to Generate Flash Image Combines Both Firmware1 and Firmware2

There may be requirements need to generate flash image combines both firmware1 and firmware2. The default set of AmebaZ2 flash image contains partition table, boot image, and firmware1 image. In order to add firmware2 image to flash image, extra configurations need to be done.

- Prepare firmware2 image.
Please not that there is serial number needs to be customized for firmware2 image. Refer to “7.4.2 Configuration for building OTA firmware” for details of the serial number setting.

Note: that default serial number is “100”, any number larger than “100” will set firmware2 image as default for flash image otherwise firmware1 image is default.

Add firmware2 image at “project\realtek_amebaz2_v0_example\EWARM-RELEASE\Debug\Exe”

- Update “postbuild_is.bat” for combines firmware1 and firmware2
Add “FW2=Debug\Exe\firmware2_is.bin” after “FW1=Debug\Exe\firmware_is.bin” at
“component\soc\realtek\8710c\misc\iar_utility\postbuild_is.bat” refers the following table

```

::generate flash image, including partition + bootloader + firmware
%tooldir%\elf2bin.exe combine Debug/Exe/flash_is.bin
PTAB=Debug\Exe\partition.bin,BOOT=Debug\Exe\bootloader.bin,FW1=Debug\Exe\firmware_is.bin,FW2=Debug\Exe\firmware2_is.bin >> postbuild_is_log.txt
if not exist Debug\Exe\flash_is.bin (
    echo flash_is.bin isn't generated, check postbuild_is_log.txt
    echo flash_is.bin isn't generated > postbuild_is_error.txt
    goto error_exit
)
    
```

Note: that firmware2 image must have the same name as the code added in “postbuild_is.bat”.

- Generate and download flash image
Please refer to “3.4.2 Build Non-Trust Zone Project” for generate flash image. The firmware1 image is auto generated when generating flash image. The generated image (“flash_is.bin”) is the flash image combines both fimware1 and firmware2. Please note that the flash image is only downloadable by Image Tool. Refer to “4.3 Image Download” for details of using Image Tool downloading.
- Switch between firmware1 image and firmware2 image
To switch firmware1 image and firmware2 image please refer to ATCMD “ATSC” and “ATSR” which is detailed in “AN0075 Realtek Ameba-all at command v2.0.docx”.

5.3 SRAM Layout

The range of DTCM is from 0x10000000 to 0x10040000. The layout of this memory region is illustrated below.

Note: the layout may be changed according to actual application, please refer to the linker file for exact layout details.

0x10000000	Vector Table
0x100000A0	Reserved for ROM
0x10000480	RAM Entry Table
0x100004F0	RAM Image Signature
0x10000500	Image2 RAM
0x10030000	RAM Bootloader
0x1003EA00	MSP
0x1003FA00 0x1003FFFF	Reserved for ROM

Table 5-10 AmebaZII DTCM (256KB) memory layout

Items	Start Offset Address	Limit Offset Address	Address adjustable	Size	Description	Mandatory
Vector Table	0x10000000	0x100000A0 -1	N	160B	The vector table	Y
Reserved for ROM	0x100000A0	0x10000480-1	N	992B	Reserved for ROM code	Y
RAM Entry Table	0x10000480	0x100004F0-1	N	112B	Entry function table of Image 2	Y
RAM Image Signature	0x100004F0	0x10000500-1	N	16B	RTK pattern for RAM Image	Y
Image2 RAM	0x10000500	0x10030000-1	Y	~190KB	User application image (TEXT+DATA+BSS+HEAP)	Y
RAM Bootloader	0x10030000	0x1003EA00-1	N	~58KB	RAM boot image, will be recycled by Image2 for BSS and HEAP	Y
MSP	0x1003EA00	0x1003FA00-1	Y	4KB	CPU main stack	Y
Reserved for ROM	0x1003FA00	0x1003FFFF	N	1535B	Reserved for ROM(NS) code	Y

Table 5-11 Description of RAM layout

5.4 TrustZone Memory Layout

By default, the memory is marked as secure, unless the address matches a region defined in SAU (Security Attribution Unit) which is used to define several memory regions as non-secure or NSC (Non-Secure Callable).

AmebaZII support 4 SAUs, and the regions are configured for ROM, RAM, PSRAM and XIP, which covers all memory units. The total region and boundary for RAM, PSRAM and XIP are configurable. Below is the default configuration of each SAU.

- **SAU 0:** 0x00019000 ~ 0x0005ffff as Non-Secure
 - ROM. The region is fixed and must not be modified.
- **SAU 1:** 0x10008000 ~ 0x4ffffff as Non-Secure
 - RAM.
- **SAU 2:** 0x60100000 ~ 0x9bfeffff as Non-Secure
 - PSRAM and XIP share SAU2. The start address of SAU2 must be located in PSRAM and the end address of SAU2 must be located in XIP
- **SAU 3:** 0x9bfc0000 ~ 0x9bffffff as Secure (NSC)
 - XIP. NSC is suggested to be located at the end (end is 0x9c00 0000)

Thus, if the TrustZone is enabled, the system memory layout will become as below.




Figure 5-3 TrustZone Memory Layout

6 Boot Process

This chapter describes the boot process of AmebaZII platform.

6.1 Boot Flow

While booting, the system will firstly load the **partition table** which has all image information, such as the image address, keys, user data etc... Then from the partition table, **boot image** will be loaded, and **firmware image** will be loaded at the end of the boot process.




Figure 6-1 Overview of boot flow

6.2 Secure Boot

Secure boot aims at **firmware protection**, which prevents attackers from modifying or replacing firmware maliciously. When the chip is power on, the ROM security boot executes to check the validation of each image.

If the image is valid, then the authentication will be successful, which means the firmware is safe. And the subsequent process can be continued. Otherwise, the SoC will go into infinite loop.

6.2.1 Secure Boot Flow

While booting, the system will use the **encrypted private key** which locates in **super secure efuse**, and the **public key** which locates in **flash**, to generate AES keys and Hash keys, then use them to decrypt and verify each image.




Figure 6-2 Secure boot flow

6.2.2 Partition Table and Boot Image Decryption Flow

Figure 6-3 illustrates the decryption flow of partition table and boot image in secure boot process.




Figure 6-3 Partition table and boot image decryption flow

6.2.3 Secure Boot Use Scenario

Figure 6-4 illustrates the use scenario of secure boot in a real product development. Firstly, software developer needs to generate key pairs, and encrypt and hash the firmware properly. And when it comes to mass production, manufacturing facility will program the encrypted firmware along with a reference hash value on device, and program the private key in super secure efuse zone. While device boots up, it will use the super secure private key and public key to verify the hash value and decrypt each image. If case of any error or failure in the image validation process, the device won't boot.




Figure 6-4 secure boot use scenario

6.2.4 How to Enable Secure Boot

This section shows how to enable the secure boot.

6.2.4.1 Keys Configuration

As mentioned above, while booting, the system will use the encryption private key which locates in super secure efuse, and the public key which locates in flash, to generate AES keys and Hash keys, then use them to decrypt and verify each image.

The super secure private key (named as “privkey_enc”) and the encrypted hash private key (named as “privkey_hash”) are configured in *keycfg.json* under *project\realtek_amebaz2_v0_example\EWARM-RELEASE*.

What shows following is the default value. You can configure the keys by yourself in *keycfg.json*.

```
{
  "__comment_0__": "configuration for private key, use auto to generate random key",
  "__comment_1__": "private key maybe different from your desired input, program will modify first byte and last byte of key",
  "__comment_2__": "to get actual private key, please open key.json after key generated.",
  "__comment_3__": "hash private key in key.json will be encrypted",
  "privkey_enc": "000102030405060708090A0B0C0D0E0F101112131415161718191A1B1C1D1E5F",
  "privkey_enc1": "auto",
  "privkey_hash": "000102030405060708090A0B0C0D0E0F101112131415161718191A1B1C1D1E5F",
  "privkey_hash1": "auto"
}
```

6.2.4.2 Keys Programming in Efuse

After configuring the keys in *keycfg.json*, rebuild the whole project in IAR.

The *key.json* file under '*project\realtek_amebaz2_v0_example\EWARM-RELEASE*' will be updated after compiling. The “privkey_enc” is the same with the “privkey_enc” in *keycfg.json*, but the “privkey_hash” has been changed after *Hash* algorithm.

```
{
  "__comment_EFUSE__": "should keep these two key in safe place, or secure firmware protection is useless",
  "EFUSE": {
    "__comment_privkey_enc__": "this key in EFUSE SUPER SECURE ZONE",
    "privkey_enc": "000102030405060708090A0B0C0D0E0F101112131415161718191A1B1C1D1E5F",
    "__comment_privkey_hash__": "this key in EFUSE SECURE ZONE, encrypted by upper key",
    "privkey_hash": "64A7433FCF027D19DDA4D446EEF8E78A22A8C33CB2C337C07366C040612EE0F2",
  },
  "TOOL": {
    "__comment_pubkey_enc__": "public key for encryption",
    "pubkey_enc": "8F40C5ADB68F25624AE5B214EA767A6EC94D829D3D7B5E1AD1BA6F3E2138285F",
    "__comment_pubkey_hash__": "public key for hash, only for partition table and bootloader",
    "pubkey_hash": "8F40C5ADB68F25624AE5B214EA767A6EC94D829D3D7B5E1AD1BA6F3E2138285F"
  }
}
```

“example_secure_boot.c” is an example provided for enabling secure boot. To write the keys to efuse, firstly, change CONFIG_EXAMPLE_SECURE_BOOT to 1 in platform_opts.h.

```
/*For secure boot example */
#define CONFIG_EXAMPLE_SECURE_BOOT 1
```

Secondly, modify the super secure key “susec_key[]” and the secure key “sec_key[]” to correspond with “privkey_enc” and “privkey_hash” in key.json file under project\realtek_amebaz2_v0_example\EWARM-RELEASE\ in “example_secure_boot.c”. In another word, “susec_key[]” should be the same with “privkey_enc” in key.json, and “sec_key[]” should be the same with “privkey_hash” in key.json.

```
//these two keys are the same default keys used in SDK
const uint8_t susec_key[PRIV_KEY_LEN] = {
    0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07,
    0x08, 0x09, 0x0A, 0x0B, 0x0C, 0x0D, 0x0E, 0x0F,
    0x10, 0x11, 0x12, 0x13, 0x14, 0x15, 0x16, 0x17,
    0x18, 0x19, 0x1A, 0x1B, 0x1C, 0x1D, 0x1E, 0x1F
};
const uint8_t sec_key[PRIV_KEY_LEN] = {
    0x64, 0xA7, 0x43, 0x3F, 0xCF, 0x02, 0x7D, 0x19,
    0xDD, 0xA4, 0xD4, 0x46, 0xEE, 0xF8, 0xE7, 0x8A,
    0x22, 0xA8, 0xC3, 0x3C, 0xB2, 0xC3, 0x37, 0xC0,
    0x73, 0x66, 0xC0, 0x40, 0x61, 0x2E, 0xE0, 0xF2
};
```

Thirdly, modify 0 to 1 to enable write super secure key function and write secure key function to write keys to efuse. What needs to be noted is, the efuse is one-time writable, please make sure the key is correct before programming in efuse.

```
// write SS key
memset(write_buf, 0xFF, PRIV_KEY_LEN);
if(1){ // fill your data
    for(i=0; i<PRIV_KEY_LEN; i++)
        write_buf[i] = susec_key[i];
}
if(1){ // write
    device_mutex_lock(RT_DEV_LOCK_EFUSE);
    ret = efuse_susec_key_write(write_buf);
    device_mutex_unlock(RT_DEV_LOCK_EFUSE);
    if(ret < 0){
        dbg_printf("efuse SS key: write address and length error\r\n");
        goto exit;
    }
    dbg_printf("\r\nWrite Done.\r\n");
}else{
    dbg_printf("\r\nPlease make sure the key is correct before programming in efuse.\r\n");
}
    dbg_printf("\r\n");
// write S key
memset(write_buf, 0xFF, PRIV_KEY_LEN);
if(1){ // fill your data
    for(i=0; i<PRIV_KEY_LEN; i++)
        write_buf[i] = sec_key[i];
}
if(1){ // write
    device_mutex_lock(RT_DEV_LOCK_EFUSE);
```

```
ret = efuse_sec_key_write(write_buf, 0);
device_mutex_unlock(RT_DEV_LOCK_EFUSE);
if(ret < 0){
    dbg_printf("efuse S key: write address and length error\r\n");
    goto exit;
}
dbg_printf("\r\nWrite Done.\r\n");
}else{
    dbg_printf("\r\nPlease make sure the key is correct before programming in efuse.\r\n");
}
dbg_printf("\r\n");
```

The SS key locker can be enabled by changing 0 to 1 marked as yellow here. If the locker is enabled, the SS key turns to be unreadable forever. So, this configuration is irreversible, please do if only you are certain about SS key.

```
/*
Step 3: lock and protect the SS key from being read by CPU
*/
// lock SS key, make SS key unreadable forever.
// this configure is irreversible, so please do this only if you are certain about SS key
if(1){
    device_mutex_lock(RT_DEV_LOCK_EFUSE);
    ret = efuse_lock_susec_key();
    device_mutex_unlock(RT_DEV_LOCK_EFUSE);
    if(ret < 0){
        dbg_printf("efuse SS key lock error\r\n");
        goto exit;
    }
}
```

Enable secure boot by setting the flag to 1 in step 4. After enabling the secure boot, the device will only boot with encrypted image. The configure is also irreversible, so please do this if you are certain that the firmware image is encrypted and hashed with the correct SS key and S key.

```
/*
Step 4: enable the secure boot so that device will only boot with encrypted image
*/
// enable secure boot, make device boot only with correctly encrypted image
// this configure is irreversible, so please do this only if you are certain that the fw image is encrypted and
hashed with the correct SS key and S key
if(1){
    device_mutex_lock(RT_DEV_LOCK_EFUSE);
    ret = efuse_fw_verify_enable();
    device_mutex_unlock(RT_DEV_LOCK_EFUSE);
    if(ret < 0){
        dbg_printf("efuse secure boot enable error\r\n");
        goto exit;
    }
    device_mutex_lock(RT_DEV_LOCK_EFUSE);
    ret = efuse_fw_verify_check();
    device_mutex_unlock(RT_DEV_LOCK_EFUSE);
    if(ret)
        dbg_printf("secure boot is enabled!");
}
```

What needs to highlight is, the two sections above aim to write keys to efuse and enable secure boot. Before enabling secure boot, the Ameba-ZII is in non-secure boot mode, that means encrypted image cannot boot. So, till now, the application is built to enable secure boot. After enabling, encrypt the image and then the Ameba-ZII can boot with encrypted image.

6.2.4.3 Encrypt the Image

The 'boot/firmware 1/firmware 2' addresses are stored in partition records, defined in '*partition.json*' under '*project\realtek_amebaz2_v0_example\EWARM-RELEASE*'. The addresses can be modified if needed.

```
"boot":{
  "start_addr": "0x4000",
  "length": "0x8000",
  "type": "BOOT",
  "dbg_skip": false,
  "hash_key": "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
},
"fw1":{
  "start_addr": "0x10000",
  "length": "0x80000",
  "type": "FW1",
  "dbg_skip": false,
  "hash_key": "000102030405060708090A0B0C0D0E0F101112131415161718191A1B1C1D1E5F",
},
"fw2":{
  "start_addr": "0x90000",
  "length": "0x80000",
  "type": "FW2",
  "dbg_skip": false,
  "hash_key": "000102030405060708090A0B0C0D0E0F101112131415161718191A1B1C1D1E5F"
}
```

Ameba-ZII is defaulted as non-secure boot mode, secure boot asks encrypted firmware. The keys to enable firmware encryption are defined in '*amebaz2_bootloader.json/amebaz2_firmware_is.json/amebaz2_firmware_tz.json*' under '*project\realtek_amebaz2_v0_example\EWARM-RELEASE*'. "*enc*" can be changed from *false* to *true* in following code to enable corresponding module encryption.

In *amebaz2_bootloader.json*:

```
"PARTAB": {
  "source": null,
  "header": {
    "next": null,
    "__comment_type": "Support
Type:PARTAB,BOOT,FWHS,FWLS,ISP,VOE,WLN,DTCM,ITCM,SRAM,ERAM,XIP,M0,CPFW",
    "type": "PARTAB",
    "enc": true,
    "serial": 0
  },
  "list": ["partab"],
  "partab": {
    "__comment_ptable": "move to partition.json",
    "__comment_file": "TODO: use binary file directly",
    "file": null
  }
},
"BOOT": {
  "source": "Debug/Exe/bootloader.out",
  "header": {
```

```

        "next":null,
        "__comment_type":"Support
Type:PARTAB,BOOT,FWHS,FWLS,ISP,VOE,WLN,DTCM,ITCM,SRAM,ERAM,XIP,M0,CPFW",
        "type":"BOOT",
        "enc":true,
        "user_key1":"AA0102030405060708090A0B0C0D0E0F101112131415161718191A1B1C1D1E1F",
        "serial": 0
    },
    "list" : ["sram"],
    "sram": {
        "__comment_option":"TODO: not ready",
        "option": null,

        "__comment_entry":"startup function table symbol",
        "entry":"gRamStartFun",

        "start": "RAM_FUNTAB$$Base",
        "end": "RAM_RODATA$$Limit",

        "__comment_file":"TODO: use binary file directly",
        "file": null
    }
}

```

For **ignore secure project**, need to modify *amebaz2_firmware_is.json*, “enc” also is set to **true** to encrypt the image. But what needs to be noted is, the “enc” in “XIP_FLASH_P” could not be set to **true** because this section is reserved for plain data.

```

"FWHS": {
    "source":"Debug/Exe/application_is.out",
    "header":{
        "next":null,
        "__comment_type":"Support
Type:PARTAB,BOOT,FWHS_S,FWHS_NS,FWLS,ISP,VOE,WLN,DTCM,ITCM,SRAM,ERAM,XIP,M0,CPFW",
        "type":"FWHS_S",
        "enc":true,

        "user_key2":"BB0102030405060708090A0B0C0D0E0F101112131415161718191A1B1C1D1E1F",
        "__comment_pkey_idx":"assign by program, no need to configurate",
        "serial": 107
    },
    "FST":{
        "__comment_FST0": "enc_algorithm: cbc/ecb with cipher key",
        "__comment_FST1": "validpat is used for section header validation",
        "__comment_FST2": "hash_en/enc_en?",
        "enc_algorithm":"cbc",
        "hash_algorithm":"sha256",
        "part_size":"4096",

        "__comment_validpat": "use auto or dedicated value",
        "validpat":"0001020304050607",
        "hash_en":true,
        "enc_en":true,
        "cipherkey":null,
        "cipheriv":null
    },
}

"XIP_FLASH_C": {

```



```

        "source": "Debug/Exe/application_is.out",
        "header": {
            "next": null,
            "__comment_type": "Support
Type:PARTAB,BOOT,FWHS_S,FWHS_NS,FWLS,ISP,VOE,WLN,DTTCM,ITCM,SRAM,ERAM,XIP,M0,CPFW",
            "type": "XIP",
            "enc": true,
            "__comment_pkey_idx": "assign by program, no need to configurate",
            "serial": 0
        },
        "FST": {
            "__comment_FST0": "enc_algorithm: cbc/ecb with cipher key",
            "__comment_FST1": "validpat is used for section header validation",
            "__comment_FST2": "hash_en/enc_en?",
            "enc_algorithm": "cbc",
            "hash_algorithm": "sha256",
            "part_size": "4096",

            "__comment_validpat": "use auto or dedicated value",
            "validpat": "0001020304050607",
            "hash_en": true,
            "enc_en": true,
            "cipherkey": null,
            "cipheriv": null
        },
    },
}

"XIP_FLASH_P": {
    "source": "Debug/Exe/application_is.out",
    "header": {
        "next": null,
        "__comment_type": "Support
Type:PARTAB,BOOT,FWHS_S,FWHS_NS,FWLS,ISP,VOE,WLN,DTTCM,ITCM,SRAM,ERAM,XIP,M0,CPFW",
        "type": "XIP",
        "enc": false,
        "__comment_pkey_idx": "assign by program, no need to configurate",
        "serial": 0
    },
    "FST": {
        "__comment_FST0": "enc_algorithm: cbc/ecb with cipher key",
        "__comment_FST1": "validpat is used for section header validation",
        "__comment_FST2": "hash_en/enc_en?",
        "enc_algorithm": "cbc",
        "hash_algorithm": "sha256",
        "part_size": "4096",

        "__comment_validpat": "use auto or dedicated value",
        "validpat": "0001020304050607",
        "hash_en": true,
        "enc_en": false,
        "cipherkey": null,
        "cipheriv": null
    },
}

```

For **trust zone project**, need to modify *amebaz2_firmware_tz.json*, “enc” also is set to **true** to encrypt the image. But what needs to be noted is, the “enc” in “XIP_S_P” and “XIP_NS_P” could not be set to **true** because these sections are reserved for plain data.

```
{
```

```

"msg_level": 3,

"__comment": "example key",
"000priv": "A0D6DAE7E062CA94CBB294BF896B9F68CF8438774256AC7403CA4FD9A1C9564F",
"000pub": "68513EF83E396B12BA059A900F36B6D31D11FE1C5D25EB8AA7C550307F9C2405",
"001priv": "882AA16C8C44A7760AA8C9AB22E3568C6FA16C2AFA4F0CEA29A10ABCD6F60E44F",
"001pub": "48AD23DDBDAC9E65719DB7D394D44D62820D19E50D68376774237E98D2305E6A",
"002priv": "58A3D915706835212260C22D628B336D13190B539714E3DB249D823CA5774453",
"002pub": "FD8D3F3E516D96186E10F07A64B24C7DE736826A24FAFE367E79F1FBB2F1C832",
"003priv": "000102030405060708090A0B0C0D0E0F101112131415161718191A1B1C1D1E1F",
"003pub": "8F40C5ADB68F25624AE5B214EA767A6EC94D829D3D7B5E1AD1BA6F3E2138285F",

"PROFILE": ["FIRMWARE"],
"FIRMWARE": {
    "rand_pad": false,
    "__comment_xip_pg_size": "XIP remapping page size/alignment setting: 0/1/2: 16K/32K/64K",
    "xip_pg_size": 0,

    "__comment_mode": "mode 0: bootloader and partition table, mode 1: firmware",
    "mode": 1,
    "file": "Debug/Exe/firmware_tz.bin",
    "__comment_too_privkey": "if user want to fix key, can set private key here, if not, will use
random key",

    "privkey_enc": "A0D6DAE7E062CA94CBB294BF896B9F68CF8438774256AC7403CA4FD9A1C9564F",

    "__comment_hash_key_src": "hash key from partition table FW1/FW2 (must match type in
partition item)",
    "hash_key_src": "FW1",

    "__comment_images": "offset = null => cascade ( align to 64 ), should be zero if valid",
    "images": [
        {"img": "FWHS_S", "offset": "0x00"},
        {"img": "FWHS_NSC", "offset": "0x00"},
        {"img": "FWHS_NS", "offset": "0x00"},
        {"img": "XIP_S_C", "offset": "0x00"},
        {"img": "XIP_S_P", "offset": "0x00"},
        {"img": "XIP_NS_C", "offset": "0x00"},
        {"img": "XIP_NS_P", "offset": "0x00"}
    ]
},
"FWHS_S": {
    "source": "Debug/Exe/application_s.out",
    "header": {
        "next": null,
        "__comment_type": "Support
Type:PARTAB,BOOT,FWHS_S,FWHS_NS,FWLS,ISP,VOE,WLN,DTCM,ITCM,SRAM,ERAM,XIP,M0,CPFW",
        "type": "FWHS_S",
        "enc": true,
        "user_key2": "BB0102030405060708090A0B0C0D0E0F101112131415161718191A1B1C1D1E1F",
        "__comment_pkey_idx": "assign by program, no need to configurate",
        "serial": 100
    },
    "FST": {
        "__comment_FST0": "enc_algorithm: cbc/ecb with cipher key",
        "__comment_FST1": "validpat is used for section header validation",
        "__comment_FST2": "hash_en/enc_en?",
        "enc_algorithm": "cbc",
        "hash_algorithm": "sha256",

```

```

        "part_size": "4096",

        "__comment_validpat": "use auto or dedicated value",
        "validpat": "0001020304050607",
        "hash_en": true,
        "enc_en": true,
        "cipherkey": null,
        "cipheriv": null
    },
    "list": ["sram", "psram"],
    "sram": {
        "secthdr": {
            "type": "SRAM"
        },
        "__comment_option": "TODO: not ready",
        "option": null,

        "__comment_entry": "startup function table symbol",
        "entry": "gRamStartFun",

        "sections": ["FIRMWARE_FUNTAB*", "FIRMWARE_SIGN*",
"FIRMWARE_SRAM_RO*", "FIRMWARE_SRAM_RW*"],
        "__comment_file": "TODO: use binary file directly",
        "file": null
    },
    "psram": {
        "secthdr": {
            "type": "PSRAM"
        },
        "__comment_option": "TODO: not ready",
        "option": null,

        "sections": ["FIRMWARE_ERAM_RO*", "FIRMWARE_ERAM_RW*"],
        "__comment_file": "TODO: use binary file directly",
        "file": null
    }
},
"FWHS_NS": {
    "source": "Debug/Exe/application_ns.out",
    "header": {
        "next": null,
        "__comment_type": "Support
Type:PARTAB,BOOT,FWHS_S,FWHS_NS,FWLS,ISP,VOE,WLN,DTCM,ITCM,SRAM,ERAM,XIP,M0,CPFW",
        "type": "FWHS_NS",
        "enc": true,
        "__comment_pkey_idx": "assign by program, no need to configure",
        "serial": 0
    },
    "FST": {
        "__comment_FST0": "enc_algorithm: cbc/ecb with cipher key",
        "__comment_FST1": "validpat is used for section header validation",
        "__comment_FST2": "hash_en/enc_en?",
        "enc_algorithm": "cbc",
        "hash_algorithm": "sha256",
        "part_size": "4096",

        "__comment_validpat": "use auto or dedicated value",
        "validpat": "0001020304050607",
        "hash_en": true,
    }
}

```

```

        "enc_en":true,
        "cipherkey":null,
        "cipheriv":null
    },
    "list": ["sram", "vector", "psram"],
    "sram": {
        "secthdr": {
            "type": "SRAM"
        },
        "__comment_option": "TODO: not ready",
        "option": null,

        "__comment_entry": "startup function table symbol",

        "sections": ["FIRMWARE_FUNTAB*", "FIRMWARE_SIGN*",
"FIRMWARE_SRAM_RO*", "FIRMWARE_SRAM_RW*"],
        "__comment_file": "TODO: use binary file directly",
        "file": null
    },
    "vector": {
        "secthdr": {
            "type": "SRAM"
        },
        "__comment_option": "TODO: not ready",
        "option": null,

        "sections": ["FIRMWARE_VECTOR*"],
        "__comment_file": "TODO: use binary file directly",
        "file": null
    },
    "psram": {
        "secthdr": {
            "type": "PSRAM"
        },
        "__comment_option": "TODO: not ready",
        "option": null,

        "sections": ["FIRMWARE_ERAM_RO*", "FIRMWARE_ERAM_RW*"],
        "__comment_file": "TODO: use binary file directly",
        "file": null
    }
},
"FWHS_NSC": {
    "source": "Debug/Exe/application_s.out",
    "header": {
        "next": null,
        "__comment_type": "Support
Type:PARTAB,BOOT,FWHS_S,FWHS_NS,FWLS,ISP,VOE,WLN,DTCM,ITCM,SRAM,ERAM,XIP,M0,CPFW",
        "type": "XIP",
        "enc":true,
        "__comment_pkey_idx": "assign by program, no need to configurate",
        "serial": 0
    },
    "FST": {
        "__comment_FST0": "enc_algorithm: cbc/ecb with cipher key",
        "__comment_FST1": "validpat is used for section header validation",
        "__comment_FST2": "hash_en/enc_en?",
        "enc_algorithm": "cbc",
        "hash_algorithm": "sha256",

```

```

        "part_size": "4096",

        "__comment_validpat": "use auto or dedicated value",
        "validpat": "0001020304050607",
        "hash_en": true,
        "enc_en": true,
        "cipherkey": null,
        "cipheriv": null
    },
    "list": ["nsc"],
    "nsc": {
        "secthdr": {
            "type": "XIP",
            "xip_key": "A0D6DAE7E062CA94CBB294BF896B9F68",
            "xip_iv": "94879487948794879487948794879487"
        },
        "__comment_option": "TODO: not ready",
        "option": null,

        "__comment_entry": "XIP text, RO_data",

        "sections": ["FIRMWARE_NSC*"],
        "__comment_file": "TODO: use binary file directly",
        "file": null
    },
    "XIP_S_C": {
        "source": "Debug/Exe/application_s.out",
        "header": {
            "next": null,
            "__comment_type": "Support
Type:PARTAB,BOOT,FWHS_S,FWHS_NS,FWLS,ISP,VOE,WLN,DTCM,ITCM,SRAM,ERAM,XIP,M0,CPFW",
            "type": "XIP",
            "enc": true,
            "__comment_pkey_idx": "assign by program, no need to configure",
            "serial": 0
        },
        "FST": {
            "__comment_FST0": "enc_algorithm: cbc/ecb with cipher key",
            "__comment_FST1": "validpat is used for section header validation",
            "__comment_FST2": "hash_en/enc_en?",
            "enc_algorithm": "cbc",
            "hash_algorithm": "sha256",
            "part_size": "4096",

            "__comment_validpat": "use auto or dedicated value",
            "validpat": "0001020304050607",
            "hash_en": true,
            "enc_en": true,
            "cipherkey": null,
            "cipheriv": null
        },
        "list": ["xip"],
        "xip": {
            "secthdr": {
                "type": "XIP",
                "xip_key": "A0D6DAE7E062CA94CBB294BF896B9F68",
                "xip_iv": "94879487948794879487948794879487"
            },

```

```

        "__comment_option": "TODO: not ready",
        "option": null,

        "__comment_entry": "XIP text, RO_data",

        "sections": ["FIRMWARE_XIP_S_C*"],
        "__comment_file": "TODO: use binary file directly",
        "file": null
    }
},
    "XIP_S_P": {
        "source": "Debug/Exe/application_s.out",
        "header": {
            "next": null,
            "__comment_type": "Support
Type:PARTAB,BOOT,FWHS_S,FWHS_NS,FWLS,ISP,VOE,WLN,DTCM,ITCM,SRAM,ERAM,XIP,MO,CPFW",
            "type": "XIP",
            "enc": false,
            "__comment_pkey_idx": "assign by program, no need to configurate",
            "serial": 0
        },
        "FST": {
            "__comment_FST0": "enc_algorithm: cbc/ecb with cipher key",
            "__comment_FST1": "validpat is used for section header validation",
            "__comment_FST2": "hash_en/enc_en?",
            "enc_algorithm": "cbc",
            "hash_algorithm": "sha256",
            "part_size": "4096",

            "__comment_validpat": "use auto or dedicated value",
            "validpat": "0001020304050607",
            "hash_en": true,
            "enc_en": false,
            "cipherkey": null,
            "cipheriv": null
        },
        "list": ["xip"],
        "xip": {
            "secthdr": {
                "type": "XIP",
                "xip_key": "A0D6DAE7E062CA94CBB294BF896B9F68",
                "xip_iv": "94879487948794879487948794879487"
            },
            "__comment_option": "TODO: not ready",
            "option": null,

            "__comment_entry": "XIP text, RO_data",

            "sections": ["FIRMWARE_XIP_S_P*"],
            "__comment_file": "TODO: use binary file directly",
            "file": null
        }
    },
    "XIP_NS_C": {
        "source": "Debug/Exe/application_ns.out",
        "header": {
            "next": null,
            "__comment_type": "Support
Type:PARTAB,BOOT,FWHS_S,FWHS_NS,FWLS,ISP,VOE,WLN,DTCM,ITCM,SRAM,ERAM,XIP,MO,CPFW",

```

```

        "type": "XIP",
        "enc": true,
        "__comment_pkey_idx": "assign by program, no need to configurate",
        "serial": 0
    },
    "FST": {
        "__comment_FST0": "enc_algorithm: cbc/ecb with cipher key",
        "__comment_FST1": "validpat is used for section header validation",
        "__comment_FST2": "hash_en/enc_en?",
        "enc_algorithm": "cbc",
        "hash_algorithm": "sha256",
        "part_size": "4096",

        "__comment_validpat": "use auto or dedicated value",
        "validpat": "0001020304050607",
        "hash_en": true,
        "enc_en": true,
        "cipherkey": null,
        "cipheriv": null
    },
    "list": ["xip"],
    "xip": {
        "secthdr": {
            "type": "XIP",
            "xip_key": "A0D6DAE7E062CA94CBB294BF896B9F68",
            "xip_iv": "94879487948794879487948794879487"
        },
        "__comment_option": "TODO: not ready",
        "option": null,

        "__comment_entry": "XIP text, RO_data",

        "sections": ["FIRMWARE_XIP_C*"],
        "__comment_file": "TODO: use binary file directly",
        "file": null
    },
    "XIP_NS_P": {
        "source": "Debug/Exe/application_ns.out",
        "header": {
            "next": null,
            "__comment_type": "Support
Type:PARTAB,BOOT,FWHS_S,FWHS_NS,FWLS,ISP,VOE,WLN,DTCM,ITCM,SRAM,ERAM,XIP,M0,CPFW",
            "type": "XIP",
            "enc": false,
            "__comment_pkey_idx": "assign by program, no need to configurate",
            "serial": 0
        },
        "FST": {
            "__comment_FST0": "enc_algorithm: cbc/ecb with cipher key",
            "__comment_FST1": "validpat is used for section header validation",
            "__comment_FST2": "hash_en/enc_en?",
            "enc_algorithm": "cbc",
            "hash_algorithm": "sha256",
            "part_size": "4096",

            "__comment_validpat": "use auto or dedicated value",
            "validpat": "0001020304050607",

```

```

        "hash_en":true,
        "enc_en":false,
        "cipherkey":null,
        "cipheriv":null
    },
    "list" : ["xip"],
    "xip": {
        "secthdr":{
            "type": "XIP",
            "xip_key": "A0D6DAE7E062CA94CBB294BF896B9F68",
            "xip_iv": "94879487948794879487948794879487"
        },
        "__comment_option":"TODO: not ready",
        "option": null,

        "__comment_entry":"XIP text, RO_data",

        "sections":      ["FIRMWARE_XIP_P*"],
    },
    "__comment_file":"TODO: use binary file directly",
    "file": null
    }
}

```

6.2.4.4 Open “secure_bit”

6.2.4.4.1 IAR

For ignore secure project, “secure_bit” in *postbuild_is.bat* under *\component\soc\realtek\8710c\misc\iar_utility* needs to be set to 1.

```

%tooldir%\elf2bin.exe convert amebaz2_bootloader.json BOOTLOADER secure_bit=1 >> postbuild_is_log.txt
if not exist Debug\Exe\bootloader.bin (
    echo bootloader.bin isn't generated, check postbuild_is_log.txt
    echo bootloader.bin isn't generated > postbuild_is_error.txt
    pause
    exit 2 /b
)

::generate partition table
%tooldir%\elf2bin.exe convert amebaz2_bootloader.json PARTITIONTABLE secure_bit=1 >>
postbuild_is_log.txt
if not exist Debug\Exe\partition.bin (
    echo partition.bin isn't generated, check postbuild_is_log.txt
    echo partition.bin isn't generated > postbuild_is_error.txt
    pause
    exit 2 /b
)

::generate firmware image
if not exist amebaz2_firmware_is.json (
    echo amebaz2_firmware_is.json is missing
    echo amebaz2_firmware_is.json is missing > postbuild_is_error.txt
    pause
    exit 2 /b
)

```



```
%tooldir%\elf2bin.exe convert amebaz2_firmware_is.json FIRMWARE secure_bit=1 >> postbuild_is_log.txt
if not exist Debug\Exe\firmware_is.bin (
    echo firmware_is.bin isn't generated, check postbuild_is_log.txt
    echo firmware_is.bin isn't generated > postbuild_is_error.txt
    pause
    exit 2 /b
)
```

For **trust zone project**, “*secure_bit*” in *postbuild_tz.bat* under *\component\soc\realtek\8710c\misc\iar_utility* needs to be set to 1.

```
%tooldir%\elf2bin.exe convert amebaz2_bootloader.json BOOTLOADER secure_bit=1 >>
postbuild_tz_log.txt
if not exist Debug\Exe\bootloader.bin (
    echo bootloader.bin isn't generated, check postbuild_tz_log.txt
    echo bootloader.bin isn't generated > postbuild_tz_error.txt
    goto error_exit
)

::generate partition table
%tooldir%\elf2bin.exe convert amebaz2_bootloader.json PARTITIONTABLE secure_bit=1 >>
postbuild_tz_log.txt
if not exist Debug\Exe\partition.bin (
    echo partition.bin isn't generated, check postbuild_tz_log.txt
    echo partition.bin isn't generated > postbuild_tz_error.txt
    goto error_exit
)

::generate firmware image
if not exist amebaz2_firmware_tz.json (
    echo amebaz2_firmware_tz.json is missing
    echo amebaz2_firmware_tz.json is missing > postbuild_tz_error.txt
    goto error_exit
)
%tooldir%\elf2bin.exe convert amebaz2_firmware_tz.json FIRMWARE secure_bit=1 >>
postbuild_tz_log.txt
if not exist Debug\Exe\firmware_tz.bin (
    echo firmware_tz.bin isn't generated, check postbuild_tz_log.txt
    echo firmware_tz.bin isn't generated > postbuild_tz_error.txt
    goto error_exit
)
```

6.2.4.4.2 GCC

For *GCC compilation*, “*secure_bit*” needs to be set to 1 in *application.is.mk* under *\project\realtek_amebaz2_v0_example\GCC-RELEASE* for **ignore secure project**.

```
.PHONY: manipulate_images
manipulate_images:
    @echo =====
    @echo Image manipulating
    @echo =====
    cp $(AMEBAZ2_BOOTLOADERDIR)/bootloader.axf $(BOOT_BIN_DIR)/bootloader.axf
ifeq ($(findstring Linux, $(OS)), Linux)
    chmod 0774 $(ELF2BIN)
endif
    $(ELF2BIN) keygen keycfg.json
    $(ELF2BIN) convert amebaz2_bootloader.json BOOTLOADER secure_bit=1
```

```
$(ELF2BIN) convert amebaz2_bootloader.json PARTITIONTABLE secure_bit=1
$(ELF2BIN) convert amebaz2_firmware_is.json FIRMWARE secure_bit=1
$(ELF2BIN) combine $(BIN_DIR)/flash_is.bin
PTAB=partition.bin,BOOT=$(BOOT_BIN_DIR)/bootloader.bin,FW1=$(BIN_DIR)/firmware_is.bin
```

For **trust zone project**, “secure_bit” needs to be set to 1 in application.tz.mk under `\project\realtek_amebaz2_v0_example\GCC-RELEASE`.

```
.PHONY: manipulate_images
manipulate_images: | application_tz
    @echo =====
    @echo Image manipulating
    @echo =====
    cp $(AMEBAZ2_BOOTLOADERDIR)/bootloader.axf $(BOOT_BIN_DIR)/bootloader.axf
ifeq ($(findstring Linux, $(OS)), Linux)
    chmod 0774 $(ELF2BIN)
endif
    $(ELF2BIN) keygen keycfg.json
    $(ELF2BIN) convert amebaz2_bootloader.json BOOTLOADER secure_bit=1
    $(ELF2BIN) convert amebaz2_bootloader.json PARTITIONTABLE secure_bit=1
    $(ELF2BIN) convert amebaz2_firmware_tz.json FIRMWARE secure_bit=1
    $(ELF2BIN) combine $(TARGET)/flash_tz.bin
PTAB=partition.bin,BOOT=$(BOOT_BIN_DIR)/bootloader.bin,FW1=$(TARGET)/firmware_tz.bin
```

6.2.4.5 Secure Boot Execution

Set the “privkey_enc” and “privkey_hash” in `keycfg.json` as shown below, in this example, just change the last character of default value from *F* to *0*.

```
{
  "__comment_0": "configuration for private key, use auto to generate random key",
  "__comment_1": "private key maybe different from your desired input, program will modify first byte and last byte of key",
  "__comment_2": "to get actual private key, please open key.json after key generated.",
  "__comment_3": "hash private key in key.json will be encrypted",
  "privkey_enc": "000102030405060708090A0B0C0D0E0F101112131415161718191A1B1C1D1E50",
  "privkey_enc1": "auto",
  "privkey_hash": "000102030405060708090A0B0C0D0E0F101112131415161718191A1B1C1D1E50",
  "privkey_hash1": "auto"
}
```

After rebuilding the project, the keys are updated in `key.json`.

```
{
  "__comment_EFUSE": "should keep these two key in safe place, or secure firmware protection is useless",
  "EFUSE": {
    "__comment_privkey_enc": "this key in EFUSE SUPER SECURE ZONE",
    "privkey_enc": "000102030405060708090A0B0C0D0E0F101112131415161718191A1B1C1D1E50",
    "__comment_privkey_hash": "this key in EFUSE SECURE ZONE, encrypted by upper key",
    "privkey_hash": "1C219D029C32C0744FBDAAE9BC306D0CC57F02049217C3A94D8E105D5AA264A0",
  },
  "TOOL": {
    "__comment_pubkey_enc": "public key for encryption",
    "pubkey_enc": "B496A6CF209834D1F22C7FEA41172F5888F9540B069874F4700B411E77576E03",
  }
}
```

```

        "__comment_pubkey_hash": "public key for hash, only for partition table and bootloader",

        "pubkey_hash": "B496A6CF209834D1F22C7FEA41172F5888F9540B069874F4700B411E77576E03"
    }
}

```

Set the flag CONFIG_EXAMPLE_SECURE_BOOT to 1 in 'platform_opts.h'.

```

/*For secure boot example */
#define CONFIG_EXAMPLE_SECURE_BOOT 1

```

Change the keys in 'example_secure_boot.c', make susec_key[] equal to "privkey_enc" and sec_key[] equal to "privkey_hash" in key.json.

```

//these two keys are the same default keys used in SDK
const uint8_t susec_key[PRIV_KEY_LEN] = {
    0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07,
    0x08, 0x09, 0x0A, 0x0B, 0x0C, 0x0D, 0x0E, 0x0F,
    0x10, 0x11, 0x12, 0x13, 0x14, 0x15, 0x16, 0x17,
    0x18, 0x19, 0x1A, 0x1B, 0x1C, 0x1D, 0x1E, 0x50
};
const uint8_t sec_key[PRIV_KEY_LEN] = {
    0x1C, 0x21, 0x9D, 0x02, 0x9C, 0x32, 0xC0, 0x74,
    0x4F, 0xBD, 0xAA, 0xE9, 0xBC, 0x30, 0x6D, 0x0C,
    0xC5, 0x7F, 0x02, 0x04, 0x92, 0x17, 0xC3, 0xA9,
    0x4D, 0x8E, 0x10, 0x5D, 0x5A, 0xA2, 0x64, 0xA0
};

```

Enable write SS key function, write S key function, lock SS key function and secure boot function by setting if condition as 1 (details are shown in section 6.2.4.2). Build the application and download it to Ameba-ZII to enable secure boot.

If secure boot is enabled successfully, the message will be:

```

#
efuse secure boot: Test Start
[0]      FF FF FF FF  FF FF FF FF
[8]      FF FF FF FF  FF FF FF FF
[16]     FF FF FF FF  FF FF FF FF
[24]     FF FF FF FF  FF FF FF FF

Write Done.

[0]      00 01 02 03  04 05 06 07
[8]      08 09 0A 0B  0C 0D 0E 0F
[16]     10 11 12 13  14 15 16 17
[24]     18 19 1A 1B  1C 1D 1E 50
[0]      FF FF FF FF  FF FF FF FF
[8]      FF FF FF FF  FF FF FF FF
[16]     FF FF FF FF  FF FF FF FF
[24]     FF FF FF FF  FF FF FF FF

Write Done.

[0]      1C 21 9D 02  9C 32 C0 74
[8]      4F BD AA E9  BC 30 6D 0C
[16]     C5 7F 02 04  92 17 C3 A9
[24]     4D 8E 10 5D  5A A2 64 A0
efuse secure boot keys: Test Done
eFuse Key Locked!!, Super-Secure Key Reading is Inhibited!!
secure boot is enabled!

```

Enabling secure boot successfully means only encrypted image can boot on this Ameba-ZII board.

To run your own application, you need to encrypt image by setting the “*enc*” as **true** in

‘*amebaz2_bootloader.json/amebaz2_firmware_is.json*’ under *project\realtek_amebaz2_v0_example\EWARM-RELEASE*’

Also, set “**secure_bit=1**” in ‘*postbuild_is.bat*’ under ‘*component\soc\realtek\8710c\misc\iar_utility*’ (details are shown in section 6.2.4.4).

Finally, the Ameba-ZII board can run with encrypted image.

7 Over-The-Air (OTA) Firmware Update

Over-the-air programming (OTA) provides a methodology to update device firmware remotely via TCP/IP network connection.




Figure 7-1 Methodology to Update Firmware via OTA

7.1 OTA Operation Flow





Figure 7-2 OTA Process Flow

 During the step of "Write received data to update firmware address", the 32 bytes OTA signature need set to 0xff, which is invalid signature. The correct OTA signature needs to be appended at the end of OTA process to prevent device booting from incomplete firmware.

7.2 Boot Process Flow

Boot loader will select latest (based on serial number) updated firmware and load it.




Figure 7-3 Boot Process Flow

7.3 Upgraded Partition




Figure 7-4 OTA update procedure

In Ameba-ZII OTA update procedure, **Firmware 1** and **Firmware 2** are swapped to each other. The Firmware 1/Firmware 2 addresses are stored in partition records, defined in '*partition.json*' under '*project\realtek_amebaz2_v0_example\EWARM-RELEASE*'. Please adjust it according to your firmware size.

```
"fw1":{
  "start_addr": "0x10000",
  "length": "0x80000",
  "type": "FW1",
  "dbg_skip": false,

  "hash_key": "000102030405060708090A0B0C0D0E0F101112131415161718191A1B1C1D1E5F"
},
"fw2":{
  "start_addr": "0x90000",
  "length": "0x80000",
  "type": "FW2",
  "dbg_skip": false,

  "hash_key": "000102030405060708090A0B0C0D0E0F101112131415161718191A1B1C1D1E5F"
}
```


7.4 Firmware Image Output

After building project source files in SDK, it would generate firmware as 'firmware_is.bin', which is the OTA Firmware as mentioned earlier.

7.4.1 OTA Firmware Swap Behavior

When device executes OTA procedure, it would update the other OTA block, rather than the current running OTA block. The OTA firmware swap behavior should be looked like as below figure if the updated firmware keeps using newer serial number value.




Figure 7-5 OTA Firmware SWAP Procedure

7.4.2 Configuration for Building OTA Firmware

Before building the project, the bootloader would check the serial number of OTA firmware to determine the boot sequence, the serial number of the OTA firmware need to be configured correctly before project build.

7.4.2.1 Serial Number

Ameba-ZII OTA use serial number to decide the boot sequence if the signature of firmware is valid. Hence before building the project, please make sure the serial number is correctly configured.

For **ignore secure project**, to set the serial number of a firmware, please follow below steps:

Step 1: The serial number setting of a firmware is as same as the serial number of its first image. You can check the images sequence in *project\realtek_amebaz2_v0_example\EWARM-RELEASE\amebaz2_firmware_is.json*.

```
"FIRMWARE":{
    "images":[
        {"img": "FWHS", "offset":"0x00"},
        {"img": "XIP_FLASH_C", "offset":"0x00"},
        {"img": "XIP_FLASH_P", "offset":"0x00"}
    ]
},
```

For this example, the FWHS is located at the top sequence. Hence it is the first image of this firmware.

Step 2: Modify the serial number setting of the first image. Take above figure for example, we need to modify the serial number of **"FWHS"**:

```
"FWHS": {
    "source":"Debug/Exe/application_is.out",
    "header":{
        "next":null,
        "__comment_type":"Support
Type:PARTAB,BOOT,FWHS_S,FWHS_NS,FWLS,ISP,VOE,WLN,DTCM,ITCM,SRAM,ERAM,XIP,MO,CPFW",
        "type":"FWHS_S",
        "enc":false,

        "user_key2":"BB0102030405060708090A0B0C0D0E0F101112131415161718191A1B1C1D1E1F",
        "__comment_pkey_idx":"assign by program, no need to configurate",
        "serial": 100
    },
```

The Serial number is stored as 4-byte digital number and is valid from 1. Please modify it according to your firmware version. Please note that the default number 0 means maximum version number.

Step 3: After building project source files in SDK, it should automatically generate *SDK_folder/project/project_name/EWARM-RELEASE/Debug/Exe/firmware_is.bin*, which is the application of OTA Firmware. The serial information would also be included in this firmware.

For **trust zone project**, to set the serial number of a firmware, please follow below steps:

Step 1: The serial number setting of a firmware is as same as the serial number of its first image. You can check the images sequence in *project\realtek_amebaz2_v0_example\EWARM-RELEASE\amebaz2_firmware_tz.json*.

```
"FIRMWARE":{
    "images":[
        {"img": "FWHS_S", "offset":"0x00"},
        {"img": "FWHS_NSC", "offset":"0x00"},
        {"img": "FWHS_NS", "offset":"0x00"},
        {"img": "XIP_S_C", "offset":"0x00"},
        {"img": "XIP_S_P", "offset":"0x00"},
        {"img": "XIP_NS_C", "offset":"0x00"},
        {"img": "XIP_NS_P", "offset":"0x00"}
    ]
},
```

For this example, the FWHS_S is located at the top sequence. Hence it is the first image of this firmware.

Step 2: Modify the serial number setting of the first image. Take above figure for example, we need to modify the serial number of “FWHS_S”:

```
"FWHS_S": {
    "source":"Debug/Exe/application_s.out",
    "header":{"
        "next":null,
        "__comment_type":"Support
Type:PARTAB,BOOT,FWHS_S,FWHS_NS,FWLS,ISP,VOE,WLN,DTCM,ITCM,SRAM,ERAM,XIP,M0,CPFW",
        "type":"FWHS_S",
        "enc":false,
        "user_key2":"BB0102030405060708090A0B0C0D0E0F101112131415161718191A1B1C1D1E1F",
        "__comment_pkey_idx":"assign by program, no need to configurate",
        "serial": 100
    },
```

The Serial number is stored as 4-byte digital number and is valid from 1. Please modify it according to your firmware version. Please note that the default number 0 means maximum version number.

Step 3: After building project source files in SDK, it should automatically generate */project/project_name/EWARM-RELEASE/Debug/Exe/firmware_tz.bin*, which is the application of OTA Firmware. The serial information would also be included in this firmware.

7.5 Implement OTA Over Wi-Fi

7.5.1 OTA Using Local Download Server Base on Socket

The example shows how device updates image from a local download server. The local download server send image to device based on network socket.

Make sure both device and PC are connecting to the same local network.

7.5.1.1 Build OTA Application Image

Turn on OTA command

The flag defined in *\project\realtek_amebaz2_v0_example\inc\platform_opts.h*.

```
//on/off relative commands in log service
#define CONFIG_OTA_UPDATE 1
```

Download the firmware to Ameba-ZII board to execute OTA.

7.5.1.2 Setup Local Download Server

Step 1: Build **new** firmware firmware_is.bin and place it to tools\DownloadServer folder.

Step 2: Edit start.bat file: Port = 8082, file = firmware_is.bin

```
@echo off
DownloadServer 8082 firmware_is.bin
set /p DUMMY=Press Enter to Continue ...
```

Step 3: Execute 'start.bat'.

```
c():checksum 0x202f57d
Listening on port (8082) to send firmware_is.bin (318592 bytes)

Waiting for client ...
```

7.5.1.3 Execute OTA Procedure

After device connects to AP, enter command: **ATW0=IP[PORT]**. Please note that the device and your PC need under the same AP. The IP in ATW0 command is the IP of your PC.

```
# ATW0=192.168.0.103[8082]
[ATW0]: _AT_WLAN_OTA_UPDATE_

[MEM] After do cmd, available heap 92768

#
[update_ota_local_task] Update task start
[update_ota_prepare_addr] fw1 sn is 100, fw2 sn is 0
[update_ota_prepare_addr] NewFWAddr 00090000

[update_ota_local_task] Read info first
[update_ota_local_task] info 12 bytes
[update_ota_local_task] tx file size 0x4dc80
[update_ota_local_task] Current firmware index is 1

[update_ota_erase_upg_region] NewFWLen 318592
[update_ota_erase_upg_region] NewFWBlkSize 78 0x4e
[update_ota_local_task] Start to read data 318592 bytes

[update_ota_local_task] sig_backup for 32 bytes from index 0
.....
.....
Read data finished

[update_ota_signature] Append OTA signature
[update_ota_signature] signature:
64 89 F2 09 0A 2A EC 7B 82 3F 1A 15 3C 92 00 66
98 6E 45 94 1E 1D 71 9C E0 E3 15 7A 7F 76 B1 89
[update_ota_local_task] Update task exit
[update_ota_local_task] Ready to reboot
== Rtl8710c IoT Platform ==
```

Local download server success message:

```
c():checksum 0x202f57d
Listening on port (8082) to send firmware_is.bin (318592 bytes)

Waiting for client ...
Accept client connection from 192.168.0.108
Send checksum and file size first
Send checksum byte 12
Sending file...
```

After finishing downloading image, device will be auto-rebooted, and the bootloader will boot by the firmware with larger serial number.

7.5.2 OTA Using Local Download Server Based on HTTP

This example shows how device updates image from a local http download server. The local http download server will send the http response which data part is '*firmware_is.bin*' after receiving the http request.

Note: Make sure both device and PC are connecting to the same local network.

7.5.2.1 Build OTA Application Image

Turn on OTA command

The flags defined in `\project\realtek_amebaz2_v0_example\inc\platform_opts.h` and `\component\soc\realtek\8710c\misc\platform\ota_8710c.h`.

```
/* platform_opts.h */
//on/off relative commands in log service
#define CONFIG_OTA_UPDATE 1
#define CONFIG_EXAMPLE_OTA_HTTP 1
```

```
/* ota_8710c.h */
#define HTTP_OTA_UPDATE
```

Define Server IP and PORT in `example_ota_http.c` file

(In `\component\common\example\ota_http\example_ota_http.c`)

```
#define PORT 8082
#define IP "192.168.0.103"
#define RESOURCE "firmware_is.bin"
```

Download the firmware to Ameba-ZII board to execute OTA.

Communication with Local HTTP download server

1. In `http_update_ota_task()`, after connecting with server, Ameba will send a HTTP request to server : "GET /RESOURCE HTTP/1.1\r\nHost: host\r\n\r\n".
2. The local HTTP download server will send the HTTP response after receiving the request. The response header contains the "Content-Length" which is the length of the *firmware_is.bin*. The response data part is just *firmware_is.bin*.
3. After Ameba receiving the HTTP response, it will parse the http response header to get the content length to judge if the receiving *firmware_is.bin* is completed.

8 Power Save

8.1 Power Consumption Summary

The following table lists the power consumption of Ameba-ZII under 3.3V power supply.

Board Information:

- Board number: AMEBAZII_DEV_2V0
- Module number: AZ87CC1_2V1
- Chip number: RTL8720_CX
- FLASH is external, GPIO_A7 to GPIO_A12 is occupied for FLASH
- JTAG is enabled, GPIO_A1 and GPIO_A0 is occupied for JTAG
- log UART is GPIO_A15 and GPIO_A16

SVN version

- v7.1c

Wakeup Source	Clock (Hz)					
	250k	4M	250k	4M	250k	4M
	DeepSleep (uA)		Standby (uA)		Sleep (uA)	
Stimer	25.9	25.8	181	197	407	408
GPIO_A2	301	302	458	471	684	702
GPIO_A3	294	301	457	470	686	692
GPIO_A4	303	301	458	470	684	686
GPIO_A13	315	303	456	472	687	686
GPIO_A14	301	300	454	469	679	680
GPIO_A17	298	300	457	469	685	678
GPIO_A18	301	301	456	468	682	683
GPIO_A19	299	300	459	471	680	684
GPIO_A20	302	300	457	473	681	680
GPIO_A23	304	299	462	470	678	678
UART_0	NA	NA	753	770	1036	1033
Gtimer_0	NA	NA	677	689	942	948
Gtimer_1	NA	NA	672	692	953	945
Gtimer_2	NA	NA	678	692	945	944
Gtimer_3	NA	NA	681	685	952	947
Gtimer_4	NA	NA	679	692	947	948
Gtimer_5	NA	NA	678	687	947	950
Gtimer_6	NA	NA	680	688	950	945
PWM_0 PA_20	NA	NA	703	714	970	966
PWM_2 PA_2	NA	NA	689	715	967	965
PWM_3 PA_3	NA	NA	699	712	968	967
PWM_4 PA_4	NA	NA	695	710	971	970
PWM_5 PA_17	NA	NA	706	713	974	968
PWM_6 PA_18	NA	NA	702	717	970	969
PWM_7 PA_13	NA	NA	694	709	972	971

9 Efuse

Efuse belongs to One Time Programmable (OTP) technology, its default value is '1', and can only be changed from '1' to '0'. Efuse can be used to hold the individual and stable data such as key, calibration data, MAC address, specific setting.

9.1 Efuse Mapping

AmebaZ2 has there separated Efuse zones. Non-Secure Efuse Zone allows Non-Secure code to access it. Secure Efuse Zone allows Secure code to access it. Super Secure Zone can be accessed only if lock function is disabled, and once it is locked, neither No-Secure code nor Secure code can access it. Super Secure Zone is used by secure boot, and user is not able to use it.

Efuse Zone	Zone Size (bits)	Section Size (bits)	User can use?
Non-Secure 1 Zone	2432	2048	No (logical map use)
		128	No (RTK reserved)
		256	Yes (OTP key)
Secure Zone	512	256	No (S Key 0, secure boot use)
		256	Yes (S Key 1)
Super Secure Zone	512	512	No (SS keys, secure boot/secure jtag use)
Non-Secure 2 Zone	640	640	No (RTK reserved)

Note: User can use 'efuse_otp_write' API to write **OTP key** and 'efuse_sec_key_write' API to write **Secure Key**.

9.2 Efuse API List

Items	API	Description
Mbed API	int efuse_get_remaining_length(void)	Get remaining efuse length
	void efuse_mtp_read(uint8_t * data)	Read efuse content of specified user
	int efuse_mtp_write(uint8_t *data, uint8_t len)	Write user's content to efuse
	int efuse_otp_read(u8 address, u8 len, u8 *buf)	Read efuse OTP content
	int efuse_otp_write(u8 address, u8 len, u8 *buf)	Write user's content to OTP efuse
	int efuse_otp_chk(u8 len, u8 *buf)	Check user's content to OTP efuse
	int efuse_disable_jtag(void)	Disable jtag
	int efuse_disable_sec_jtag(void)	Disable secure jtag
	int efuse_disable_nonsec_jtag(void)	Disable nonsecure jtag
	int efuse_sec_key_write(u8 *buf, u8 key_num)	Write secure key to efuse
	int efuse_susec_key_write(u8 *buf)	Write super secure key to efuse
	int efuse_s_jtag_key_write(u8 *buf)	Write secure j-tag key to efuse
	int efuse_ns_jtag_key_write(u8 *buf)	Write non-secure j-tag key to efuse
	int efuse_lock_susec_key(void)	Lock super secure key
Low Level API	int efuse_logical_read(u16 laddr, u16 size, u8 *pbuf)	Read efuse content on logical map
	int efuse_logical_write(u16 addr, u16 cnts, u8 *data)	Write user's content to efuse on logical map
	int efuse_fw_verify_enable(void)	To enable secure boot
	int efuse_fw_verify_check(void)	To check the secure boot is enabled or not

9.2.1 Mbed APIs

9.2.1.1 Common APIs

API	Description
int efuse_get_remaining_length(void)	Get remaining efuse length.
void efuse_mtp_read(uint8_t *data)	Read efuse content of specified user.
int efuse_mtp_write(uint8_t *data, uint8_t len)	Write user's content to efuse.
int efuse_otp_read(u8 address, u8 len, u8 *buf)	Read efuse OTP content.
int efuse_otp_write(u8 address, u8 len, u8 *buf)	Write user's content to OTP efuse.
int efuse_otp_chk(u8 len, u8 *buf)	Check user's content to OTP efuse.
int efuse_disable_jtag(void)	Disable jtag.

9.2.1.1.1 efuse_get_remaining_length

Items	Description
Introduction	Get remaining efuse length
Parameters	
Return	<ul style="list-style-type: none"> remaining efuse length

9.2.1.1.2 efuse_mtp_read

Items	Description
Introduction	Read efuse content of specified user
Parameters	<ul style="list-style-type: none"> data: Specified the address to save the readback data.
Return	

9.2.1.1.3 efuse_mtp_write

Items	Description
Introduction	Write user's content to efuse.
Parameters	<ul style="list-style-type: none"> data: Specified the data to be programmed. len: Specifies the data length of programmed data.
Return	<ul style="list-style-type: none"> 0~32: Success -1: Failure

9.2.1.1.4 efuse_otp_read

Items	Description
Introduction	Read efuse OTP content.
Parameters	<ul style="list-style-type: none"> address: Specifies the offset of the OTP. len: Specifies the length of readback data. buf: Specified the address to save the readback data.
Return	<ul style="list-style-type: none"> 0: Success -1: Failure

9.2.1.1.5 efuse_otp_write

Items	Description
Introduction	Write user's content to OTP efuse
Parameters	<ul style="list-style-type: none"> address: Specifies the offset of the programmed OTP. len: Specifies the data length of programmed data. buf: Specified the data to be programmed.
Return	<ul style="list-style-type: none"> 0: Success -1: Failure

9.2.1.1.6 efuse_otp_chk

Items	Description
Introduction	Check user's content to OTP efuse
Parameters	<ul style="list-style-type: none"> buf: Specified the data to be programmed. len: Specifies the data length of programmed data.
Return	<ul style="list-style-type: none"> 0: Success -1: Failure

9.2.1.1.7 efuse_disable_jtag

Items	Description
Introduction	Disable jtag
Parameters	
Return	<ul style="list-style-type: none"> 0: Success

9.2.1.2 Ameba-ZII APIs

API	Description
int efuse_disable_sec_jtag(void)	Disable secure jtag
int efuse_disable_nonsec_jtag(void)	Disable nonsecure jtag
int efuse_sec_key_write(u8 *buf, u8 key_num)	Write secure key to efuse.
int efuse_susec_key_write(u8 *buf)	Write super secure key to efuse.
int efuse_s_jtag_key_write(u8 *buf)	Write secure j-tag key to efuse.
int efuse_ns_jtag_key_write(u8 *buf)	Write non-secure j-tag key to efuse.
int efuse_lock_susec_key(void)	Lock super secure key

9.2.1.2.1 efuse_disable_sec_jtag

Items	Description
Introduction	Disable secure jtag
Parameters	
Return	<ul style="list-style-type: none"> 0: Success

9.2.1.2.2 efuse_disable_nonsec_jtag

Items	Description
Introduction	Disable nonsecure jtag
Parameters	
Return	<ul style="list-style-type: none"> 0: Success

9.2.1.2.3 efuse_sec_key_write

Items	Description
Introduction	Write secure key to efuse.
Parameters	<ul style="list-style-type: none"> buf: specified the 32-byte security key to be programmed. key_num: select key number.
Return	<ul style="list-style-type: none"> 0 Success -1 Failure

9.2.1.2.4 efuse_susec_key_write

Items	Description
Introduction	Write super secure key to efuse
Parameters	<ul style="list-style-type: none"> buf: Specified the 32-byte super security key to be programmed.
Return	<ul style="list-style-type: none"> 0 Success -1 Failure

9.2.1.2.5 efuse_s_jtag_key_write

Items	Description
Introduction	Write secure j-tag key to efuse
Parameters	<ul style="list-style-type: none"> buf: Specified the 32-byte security key to be programmed.
Return	<ul style="list-style-type: none"> 0 Success -1 Failure

9.2.1.2.6 efuse_ns_jtag_key_write

Items	Description
Introduction	Write non-secure j-tag key to efuse
Parameters	<ul style="list-style-type: none"> buf: Specified the 32-byte security key to be programmed.
Return	<ul style="list-style-type: none"> 0 Success -1 Failure

9.2.1.2.7 efuse_lock_susec_key

Items	Description
Introduction	Lock super secure key
Parameters	
Return	<ul style="list-style-type: none"> 0 Success -1 Failure

9.2.2 Low Level APIs

API	Description
int efuse_logical_read(u16 laddr, u16 size, u8 *pbuf)	Read efuse content on logical map.
int efuse_logical_write(u16 addr, u16 cnts, u8 *data)	Write user's content to efuse on logical map.
int efuse_fw_verify_enable(void)	To enable secure boot
int efuse_fw_verify_check(void)	To check the secure boot is enabled or not

9.2.2.1 efuse_logical_read

Items	Description
Introduction	Read efuse content on logical map
Parameters	<ul style="list-style-type: none"> laddr: address on logical map size: size of wanted data pbuf: buffer of read data
Return	<ul style="list-style-type: none"> return number of used bytes

9.2.2.2 efuse_logical_write

Items	Description
Introduction	Write user's content to efuse on logical map
Parameters	<ul style="list-style-type: none"> addr: address on logical map cnts: how many bytes of data data: data need to be written
Return	<ul style="list-style-type: none"> 0 Success <0 Failure

9.2.2.3 efuse_fw_verify_enable

Items	Description
Introduction	To enable secure boot
Parameters	
Return	<ul style="list-style-type: none"> 0 Success <0 Failure

9.2.2.4 efuse_fw_verify_check

Items	Description
Introduction	To check the secure boot is enabled or not
Parameters	
Return	<ul style="list-style-type: none"> 1 Success 0 Failure

10 Bluetooth

10.1 Features

Please refer to user manual '[UM0501 Realtek AmebaZ2 BLE Stack User Manual EN.pdf](#)' and '[UM0501 Realtek AmebaZ2 BLE Stack User Manual CN.pdf](#)'.

10.2 BT Wi-Fi Coexist

Since Wi-Fi and BT share same RF block, so make sure do not enable wifi power save when BT is enabled. When BT is enabled, `wifi_disable_powersave()` API will be called, and do not call `wifi_enable_powersave()` API when BT is on.

10.3 Memory Usage

Since Wi-Fi and BT share same RF block, so to enable BT, it is required to enable Wi-Fi. The following is the memory usage of Wi-Fi only and Wi-Fi + BT.

10.3.1 Wi-Fi Only

- XIP code size: 244 KB
- SRAM used: 72 KB
- Available Heap Size: 94 KB

10.3.2 Wi-Fi + BT

BT examples	Code size (XIP, Kbyte)	RAM size (Kbyte) (Compare with Wi-Fi only)		
		SRAM	Heap Used	Total (SRAM+Heap)
Example ble_peripheral	343	+ 3	+ 33	+ 36
Example bt_beacon	339	+ 2	+ 33	+ 35
Example bt_configl	348	+ 3	+ 44	+ 47

10.4 Examples

10.4.1 ble_peripheral

This example shows how to create and run GATT service on GATT server.

To run ble_peripheral example, turn on the following flags defined in
`\project\realtek_amebaz2_v0_example\inc\platform_opts_bt.h`

```
#define CONFIG_BT 1
#define CONFIG_BT_PERIPHERAL 1
```

The default device name is BLE_PERIPHERAL. You can use apps such as "LightBlue" on iOS or "nRF Connect for Mobile" on Android as GATT Client to connect it.

10.4.2 bt_beacon

This example shows how to send BLE Beacons.

To run bt_beacon example, turn on the following flags defined in `\project\realtek_amebaz2_v0_example\inc\platform_opts_bt.h`.

```
#define CONFIG_BT 1
#define CONFIG_BT_BEACON 1
```

In this example, you can choose to send Apple iBeacon or Radius Networks AltBeacons.

Choose beacon type in `\component\common\bluetooth\realtek\sdk\example\bt_beacon`.

```
#define I_BEACON 1
#define ALT_BEACON 2
#define BEACON_TYPE I_BEACON
```

You can use apps such as "LightBlue" on iOS or "nRF Connect for Mobile" on Android to observe beacons.

10.4.3 bt_config

BT Config provides a simple way for Wi-Fi device to associate to AP easily.

To run bt_config example, turn on the following flags defined in `\project\realtek_amebaz2_v0_example\inc\platform_opts_bt.h`.

```
#define CONFIG_BT 1
#define CONFIG_BT_CONFIG 1
```

ATBB is an AT command for BT Config. Using "ATBB=1" to enter BT Config mode, which allows BT Config APP to discover and connect to AmebaZII.

Once see the following message, you can open BT Config APP to associate AP.

```
[BT Config wifi] BT Config wifi ready
[BT Config wifi] ADV started
```

BT Config execution log:

```
[BT Config wifi] BT Config wifi ready
[BT Config wifi] ADV started
[BT Config wifi] Bluetooth Connection Established
[BT Config wifi] Band Request
[BT Config wifi] Scan Request
[BT Config wifi] Scan 2.4G AP
[BT Config wifi] Connect Request
[Driver]: set BSSID: 90:94:e4:c5:d3:f0
[Driver]: set ssid [Test_ap]
[Driver]: start auth to 90:94:e4:c5:d3:f0
[Driver]: auth success, start assoc
[Driver]: association success(res=7)
[Driver]: set pairwise key to hw: alg:4(WEP40-1 WEP104-5 TKIP-2 AES-4)
[Driver]: set group key to hw: alg:2(WEP40-1 WEP104-5 TKIP-2 AES-4) keyid:1
[BT Config wifi] Connected after 3458ms.
Interface 0 IP address : 192.168.0.102
[BT Config wifi] Got IP after 3500ms.
[BT Config wifi] Bluetooth Connection Disconnected
```

```
[BT Config wifi] ADV started
[BT Config wifi] [BC_status_monitor] wifi connected, delete
BC_cmd_task and BC_status_monitor
[BT Config wifi] ADV stopped
```

When AmebaZ2 is connected to an AP and the BT connection is disconnected, AmebaZ2 becomes undiscoverable to BT Config APP. You can use ATBB=1 to enter BT Config mode again.

Note: Enter BT Config mode will disconnect existing Wi-Fi connection.

Please refer to BT Config APP User Guide in `\tools\bluetooth\BT Config` for more details.

10.4.4 128-bit UUID Configuration

This example shows how to configure BLE service with 128-bit UUID.

Modify service table as follow to configure BLE service with 128-bit UUID.

```
const uint8_t GATT_UUID128_CUSTOMIZED_PRIMARY_SERVICE [16] =
{0x11, 0x22, 0x33, 0x44, 0x55, 0x66, 0x77, 0x88, 0x99, 0xAA, 0xBB, 0xCC, 0xDD, 0xEE, 0xFF, 0x00};
#define GATT_UUID128_CUSTOMIZED_CHAR 0x01, 0x23, 0x45, 0x67, 0x89, 0x0A, 0xBC, 0xDE, 0xFF,
0x11, 0x22, 0x33, 0x44, 0x55, 0x66, 0x77,
static const T_ATTRIB_APPL customized_UUID128_service_tbl[] =
{
{
(ATTRIB_FLAG_VOID | ATTRIB_FLAG_LE),
{
LO_WORD(GATT_UUID_PRIMARY_SERVICE),
HI_WORD(GATT_UUID_PRIMARY_SERVICE),
},
UUID_128BIT_SIZE,
(void *) GATT_UUID128_CUSTOMIZED_PRIMARY_SERVICE,
GATT_PERM_READ
},
{
ATTRIB_FLAG_VALUE_INCL,
{
LO_WORD(GATT_UUID_CHARACTERISTIC),
HI_WORD(GATT_UUID_CHARACTERISTIC),
GATT_CHAR_PROP_READ | GATT_CHAR_PROP_WRITE,
},
1,
NULL,
GATT_PERM_READ
},
{
ATTRIB_FLAG_VALUE_APPL | ATTRIB_FLAG_UUID_128BIT,
{
GATT_UUID128_CUSTOMIZED_CHAR
},
0,
NULL,
GATT_PERM_READ | GATT_PERM_WRITE
},
};
```


11 Troubleshooting

There may be issues while developing user applications. Hence, there are some troubleshooting methods that can be referring to.

11.1 Hard Fault

AmebaZ2 platform provides a detail back trace information when a hard fault exception happens. Please refer to the following approach to see the full back trace which will help debugging a lot.

11.1.1 IAR Environment

If you are using IAR IDE to develop, build project and then encounter a hard fault error. You need to install additional GCC toolchain in order to utilize 'arm-none-eabi-addr2line.exe' to back trace hard fault error based on the generated back trace information.

11.1.1.1 Download and Install GCC Toolchain for Windows

- 1). Please refer to the link and follow the step to download and install GCC toolchain for Windows.
 - a. <https://developer.arm.com/tools-and-software/open-source-software/developer-tools/gnu-toolchain/gnu-rm/downloads>
- 2). After installation, arm-none-eabi-addr2line.exe can be found in below folder.
 - a. \$INSTALL_PATH/bin

11.1.1.2 Trace Hard Fault

Please refer to the following example of tracing the hard fault.

```
S-Domain Fault Handler: msp=0x1003f998 psp=0x1002bf70 lr=0xffffffff1
fault_id=2

Bus Fault:
SCB Configurable Fault Status Reg = 0x00000400

Bus Fault Status:
BusFault Address Reg is invalid(Asyn. BusFault)
Imprecise data bus error:
a data bus error has occurred, but the return address in the stack frame is
not related to the instruction that caused the error.

S-domain exception from Handler mode, Standard Stack frame on S-MSP
Registers Saved to stack

Stacked:
R0 = 0x10018f60
R1 = 0x9b01b7d1
R2 = 0x00000000
R3 = 0x1001dee4
R4 = 0x10017860
R5 = 0x1002c02b
R6 = 0x0002ea5d
R7 = 0x0002f424
R8 = 0x00000000
R9 = 0x1002c02b
R10 = 0x9b801c5b
R11 = 0x1002c068
R12 = 0x00000000
LR = 0x9b0465e1
PC = 0x9b01b7d0
PSR = 0xa100001c

Current:
LR = 0xffffffff1
MSP = 0x1003f9b8
PSP = 0x1002bf70
xPSR = 0xa0000005
CFSR = 0x00000400
HFSR = 0x00000000
```

```

Dfsr = 0x00000000
MmfAr = 0x00000000
BfAr = 0x00000000
Afsr = 0x00000000
PriMask = 0x00000000
SVC priority: 0x00
PendSVC priority: 0xe0
Systick priority: 0xe0

MSP Data:
1003f9b8: 10018f60 9b01b7d1 00000000 1001DEE4
1003f9c8: 00000000 9b0465e1 9b01b7d0 A100001C
1003f9d8: 00000065 FFFFFFFD 00000000 100007C4
1003f9e8: 0000002D 0001869F 10008044 9b005959
1003f9f8: 9b0468B8 61000000 77CF8CC5 8b024015
1003fa08: 26384558 942D314C 0CEf815D 2AA0505C
1003fa18: CBB9C6F0 1847AA69 BE94F781 37E00DAD
1003fa28: CFE4C7DC 849BE050 2FFA91C4 89421B95
1003fa38: FABAC7E8 356CADA8 8DF7F0D3 B10E0054
1003fa48: D9F23435 E4AA8154 F6AE6C73 300910C2
1003fa58: C1E4AFA1 49208098 3F0E59BE B1B32F18
1003fa68: 3D179AF4 DC5894C0 8E33CDBC E0323486
1003fa78: A0FD56A3 AD4C2ACE B6571FF4 E94209D0
1003fa88: 1FF5FD14 B8960ACF 373E09F4 17819289
1003fa98: EF31AB8D 27F1EC18 529B29C4 E26100D0
1003faa8: 7F3908FE 768860C0 9F7568AD 65D81576

PSP Data:
1002bf70: 1000E0B8 00000065 40040400 00000010
1002bf80: 00000000 0002EA69 000060D4 21000000
1002bf90: 0000000B 0002ECD3 0005F650 9B802D9C
1002bfa0: 1002BFE0 FFFFFFFF 1000DA78 00000001
1002bfb0: 00000000 00000000 1002C02A 00000000
1002bfc0: 00000000 00000000 00000000 00000000
1002bfd0: 00000001 FFFFFFFF FFFFFFFF 0000001A
1002bfe0: 00000300 00000000 00000000 00000000
1002bff0: 00000000 00000000 00000000 00000000
1002c000: 00000000 00000000 00000000 00000000
1002c010: 00000000 00000000 00000000 00000000
1002c020: 00000000 00000000 0A310000 00000020
1002c030: 00000000 0002EB15 00000001 00000001
1002c040: 00000001 9B801C40 9B801C64 10007FB4
1002c050: 00000200 9B005F2F 1002C048 00000004
1002c060: 9B00AD61 00000001 00000200 1002C048

== NS Dump ==
CFSR_NS = 0x00000000
HFSR_NS = 0x00000000
Dfsr_NS = 0x00000000
MmfAr_NS = 0x00000000
BfAr_NS = 0x00000000
Afsr_NS = 0x00000000
MSP_NS = 0x00000000
PSP_NS = 0x00000000
NS HardFault Status Reg = 0x00000000
SCB Configurable Fault Status Reg = 0x00000000

== Back Trace ==

msp=0x1003f9b8 psp=0x1002bf70
Main stack back trace:
top=0x1003fa00 lim=0x1003ea00
9b01b7d0 @ sp = 00000000
9b0465dd @ sp = 00000000
0001869b @ sp = 1003f9ec
9b005955 @ sp = 1003f9f4

Backtrace information may not correct! Use this command to get C source level
information:
arm-none-eabi-addr2line -e ELF_file -a -f 9b01b7d0 9b0465dd 0001869b 9b005955

```

User needs to check the last sentence of the hard fault (highlighted in yellow).

- 1). Open **CMD** window, go to the path of “**application_is.dbg.out**” which should be under /project/realtek_amebaz2_v0_example/EWARM-RELEASE/Debug/Exe. (If for trust zone project, please replace “application_is” by “application_tz”).
- 2). Use installed **arm-none-eabi-addr2line.exe** to get the back trace.

```
$INSTALL_PATH/bin/arm-none-eabi-addr2line.exe -e application_is.dbg.out -a -f 9b01b7d0 9b0465dd 0001869b 9b005955
```

The result will be

```
/cygdrive/d/v7.1a/project/realtek_amebaz2_v0_example/EWARM-
RELEASE/Debug/Exe
$ /cygdrive/d/GNU Tools ARM Embedded/8 2018-q4-major/bin/arm-none-
eabi-addr2line.exe -e application_is.dbg.out -a -f 9b01b7d0 9b0465dd
0001869b 9b005955
0x9b01b7d0
_freertos_up_sema_from_isr
D:\v7.1a\component\os\freertos\freertos_service.c:139
0x9b0465dd
axi_bus_dma_interrupt
D:\v7.1a\component\common\drivers\wlan\realtek\src\hci\axi\axi_intf.c
:205
0x0001869b
??
?:0
0x9b005955
xPortStartScheduler
D:\v7.1a\component\os\freertos\freertos_v10.0.1\Source\portable\IAR\A
RM_RTL8710C\port.c:319
```

According to the result, user can trace the hard fault from **xPortStartScheduler** -> **axi_bus_dma_interrupt** -> **_freertos_up_sema_from_isr**. The hard fault comes from **_freertos_up_sema_from_isr()** that located in **D:\v7.1a\component\os\freertos\freertos_service.c:139**.

11.1.2 GCC Environment

11.1.2.1 Install Cygwin

Please refer to section “3.5.1 Install Cygwin”.

11.1.2.2 Unzip Toolchain

- 1) Open “Cygwin Terminal”.
- 2) Direct to unzip path. Enter command “**cd /SDK /project/realtek_amebaz2_v0_example/GCC-RELEASE**”.
- 3) Enter command “**make toolchain**” to unzip toolchain.

11.1.2.3 Trace Hard Fault

Please refer to the following example of tracing the hard fault.

```
S-Domain Fault Handler: msp=0x1003f998 psp=0x1002bf70 lr=0xffffffff1
fault_id=2

Bus Fault:
SCB Configurable Fault Status Reg = 0x00000400

Bus Fault Status:
BusFault Address Reg is invalid(Asyn. BusFault)
Imprecise data bus error:
a data bus error has occurred, but the return address in the stack
frame is not related to the instruction that caused the error.

S-domain exception from Handler mode, Standard Stack frame on S-MSP
```

Registers Saved to stack

Stacked:

```

R0  = 0x10018f60
R1  = 0x9b01b7d1
R2  = 0x00000000
R3  = 0x1001dee4
R4  = 0x10017860
R5  = 0x1002c02b
R6  = 0x0002ea5d
R7  = 0x0002f424
R8  = 0x00000000
R9  = 0x1002c02b
R10 = 0x9b801c5b
R11 = 0x1002c068
R12 = 0x00000000
LR   = 0x9b0465e1
PC   = 0x9b01b7d0
PSR  = 0xa100001c

```

Current:

```

LR    = 0xffffffff1
MSP   = 0x1003f9b8
PSP   = 0x1002bf70
xPSR  = 0xa0000005
CFSR  = 0x00000400
HFSR  = 0x00000000
DFSR  = 0x00000000
MMFAR = 0x00000000
BFAR  = 0x00000000
AFSR  = 0x00000000
PriMask = 0x00000000
SVC priority: 0x00
PendSVC priority: 0xe0
systick priority: 0xe0

```

MSP Data:

1003F9B8:	10018F60	9B01B7D1	00000000	1001DEE4
1003F9C8:	00000000	9B0465E1	9B01B7D0	A100001C
1003F9D8:	00000065	FFFFFFFD	00000000	100007C4
1003F9E8:	0000002D	0001869F	10008044	9B005959
1003F9F8:	9B0468B8	61000000	77CF8CC5	8B024015
1003FA08:	26384558	942D314C	0CEF815D	2AA0505C
1003FA18:	CBB9C6F0	1847AA69	BE94F781	37E00DAD
1003FA28:	CFE4C7DC	849BE050	2FFA91C4	89421B95
1003FA38:	FABAC7E8	356CADA8	8DF7F0D3	B10E0054
1003FA48:	D9F23435	E4AA8154	F6AE6C73	300910C2
1003FA58:	C1E4AFA1	49208098	3F0E59BE	B1B32F18
1003FA68:	3D179AF4	DC5894C0	8E33CDBC	E0323486
1003FA78:	A0FD56A3	AD4C2ACE	B6571FF4	E94209D0
1003FA88:	1FF5FD14	B8960ACF	373E09F4	17819289
1003FA98:	EF31AB8D	27F1EC18	529B29C4	E26100D0
1003FAA8:	7F3908FE	768860C0	9F7568AD	65D81576

PSP Data:

1002BF70:	1000E0B8	00000065	40040400	00000010
1002BF80:	00000000	0002EA69	000060D4	21000000
1002BF90:	0000000B	0002ECD3	0005F650	9B802D9C
1002BFA0:	1002BFE0	FFFFFFFF	1000DA78	00000001
1002BFB0:	00000000	00000000	1002C02A	00000000
1002BFC0:	00000000	00000000	00000000	00000000
1002BFD0:	00000001	FFFFFFFF	FFFFFFFF	0000001A

```

1002BFE0: 00000300 00000000 00000000 00000000
1002BFF0: 00000000 00000000 00000000 00000000
1002C000: 00000000 00000000 00000000 00000000
1002C010: 00000000 00000000 00000000 00000000
1002C020: 00000000 00000000 0A310000 00000020
1002C030: 00000000 0002EB15 00000001 00000001
1002C040: 00000001 9B801C40 9B801C64 10007FB4
1002C050: 00000200 9B005F2F 1002C048 00000004
1002C060: 9B00AD61 00000001 00000200 1002C048

```

```

== NS Dump ==
CFSR_NS = 0x00000000
HFSR_NS = 0x00000000
DFSR_NS = 0x00000000
MMFAR_NS = 0x00000000
BFAR_NS = 0x00000000
AFSR_NS = 0x00000000
MSP_NS = 0x00000000
PSP_NS = 0x00000000
NS HardFault Status Reg = 0x00000000
SCB Configurable Fault Status Reg = 0x00000000

```

```

== Back Trace ==

```

```

msp=0x1003f9b8 psp=0x1002bf70
Main stack back trace:
top=0x1003fa00 lim=0x1003ea00
9b01b7d0 @ sp = 00000000
9b0465dd @ sp = 00000000
0001869b @ sp = 1003f9ec
9b005955 @ sp = 1003f9f4

```

Backtrace information may not correct! Use this command to get C source level information:
arm-none-eabi-addr2line -e ELF_file -a -f 9b01b7d0 9b0465dd 0001869b 9b005955

1) Use 'cd' command to direct to the path of 'application_is.dbg.axf' which under /project/realtek_amebaz2_v0_example/GCC-RELEASE/application_is/Debug/bin. (If for trust zone project, please replace "application_is" by "application_tz".)

2) Use installed 'arm-none-eabi-addr2line.exe' to get the back trace.

\$ /tools/arm-none-eabi-gcc/asdk/cygwin/newlib/bin/arm-none-eabi-addr2line.exe -e application_is.dbg.axf -a -f 9b01b7d0 9b0465dd 0001869b 9b005955

The result will be:

```

/cygdrive/d/v7.1a/project/realtek_amebaz2_v0_example/GCC-RELEASE/application_is/Debug/bin
$ /cygdrive/d/v7.1a/tools/arm-none-eabi-gcc/asdk/cygwin/newlib/bin/arm-none-eabi-addr2line.exe -e application_is.dbg.axf -a -f 9b01b7d0 9b0465dd 0001869b 9b005955
0x9b01b7d0
_freertos_up_sema_from_isr
D:\v7.1a\component\os\freertos\freertos_service.c:139
0x9b0465dd
axi_bus_dma_interrupt
D:\v7.1a\component\common\drivers\wlan\realtek\src\hci\axi\axi_intf.c:205

```

```
0x0001869b
??
?:0
0x9b005955
xPortStartScheduler
D:\v7.1a\component\os\freertos\freertos_v10.0.1\Source\portable\IAR\ARM_RTL8710C\port.c:319
```

According to the result, user can trace the hard fault from *xPortStartScheduler* -> *axi_bus_dma_interrupt* -> *_freertos_up_sema_from_isr*. The hard fault comes from *_freertos_up_sema_from_isr()* that located in *D:\v7.1a\component\os\freertos\freertos_service.c:139*.