

Termin zajęć Wtorek NP 7:30 – 11:00	Układy cyfrowe i systemy wbudowane	
Osoby wykonujące ćwiczenie: Jakub Suski 264028, Adam Czekalski 264488		Grupa: D
Tytuł ćwiczenia: Układy kombinacyjne i sekwencyjne w VHDL-u		Laboratorium nr: 5
Data wykonania ćwiczenia	21.11.2023	Ocena:
Data oddania sprawozdania	5.12.2023	

Na zajęciach laboratoryjnych wykorzystano syntezę układów z poprzednich zajęć. Tym razem jednak układy te skonstruowano w środowisku Xilinx nie za pomocą „układania” poszczególnych elementów na schemacie w pliku z rozszerzeniem .sch, a bezpośrednio kodując w języku VHDL poprzez utworzenie nowego modułu.

1. Implementacja funkcji logicznej


$$G(w,x,y,z) = \Pi(0, 2, 3, 4, 6, 7, 9, 11, 12, 13, 15)$$

$$G(w,x,y,z) = \sum(1,5,8,10,14)$$

Implementacja za pomocą funkcji boolowskich:

```
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22
23 -- Uncomment the following library declaration if using
24 -- arithmetic functions with Signed or Unsigned values
25 --use IEEE.NUMERIC_STD.ALL;
26
27 -- Uncomment the following library declaration if instantiating
28 -- any Xilinx primitives in this code.
29 --library UNISIM;
30 --use UNISIM.VComponents.all;
31
32 entity sch1 is
33     Port ( w : in  STD_LOGIC;
34           x : in  STD_LOGIC;
35           y : in  STD_LOGIC;
36           z : in  STD_LOGIC;
37           G : out STD_LOGIC);
38 end sch1;
39
40 architecture DATAFLOW of sch1 is
41
42 begin
43
44     G <= (not w and not y and z) or (w and not x and not z) or (w and y and not z);
45
46 end DATAFLOW;
47
```

Symulacja:



Plik z pobudzeniami testowymi:

```
38 ARCHITECTURE behavior OF test1 IS
39
40     -- Component Declaration for the Unit Under Test (UUT)
41
42     COMPONENT sch1
43     PORT(
44         w : IN  std_logic;
45         x : IN  std_logic;
46         y : IN  std_logic;
47         z : IN  std_logic;
48         G : OUT std_logic
49     );
50     END COMPONENT;
51
52
53     --Inputs
54     signal w : std_logic := '0';
55     signal x : std_logic := '0';
56     signal y : std_logic := '0';
57     signal z : std_logic := '0';
58
59     --Outputs
60     signal G : std_logic;
61     -- No clocks detected in port list. Replace <clock> below with
62     -- appropriate port name
63
64     BEGIN
65
66     -- Instantiate the Unit Under Test (UUT)
67     uut: sch1 PORT MAP (
68         w => w,
69         x => x,
70         y => y,
71         z => z,
72         G => G
73     );
74
75     -- Clock process definitions
76
77
78     -- Stimulus process
79     stim_proc: process
80     begin
81         w <= '0', '1' after 800 ns;
82         x <= '0', '1' after 400 ns, '0' after 800 ns, '1' after 1200 ns;
83         y <= '0', '1' after 200 ns, '0' after 400 ns, '1' after 600 ns, '0' after 800 ns, '1' after 1000 ns, '0' after 1200 ns, '1' after 1400 ns;
84         z <= '0', '1' after 100 ns, '0' after 200 ns, '1' after 300 ns, '0' after 400 ns,
85             '1' after 500 ns, '0' after 600 ns, '1' after 700 ns, '0' after 800 ns,
86             '1' after 900 ns, '0' after 1000 ns, '1' after 1100 ns, '0' after 1200 ns,
87             '1' after 1300 ns, '0' after 1400 ns, '1' after 1500 ns;
88         wait;
89     end process;
```


Plik .ucf:

```
5 # Keys
6 NET "z" LOC = "P42";
7 NET "y" LOC = "P40";
8 NET "x" LOC = "P43";
9 NET "w" LOC = "P38";
10 #NET "Key<4>" LOC = "P37";
11 #NET "Key<5>" LOC = "P36"; # shared with ROT_A
12 #NET "Key<6>" LOC = "P24"; # shared with ROT_B
13 #NET "Key<7>" LOC = "P39"; # GSR
14
15 # LEDS
16 NET "G" LOC = "P35";
```

Implementacja za pomocą zapisu tablicowego:

```
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22
23 -- Uncomment the following library declaration if using
24 -- arithmetic functions with Signed or Unsigned values
25 --use IEEE.NUMERIC_STD.ALL;
26
27 -- Uncomment the following library declaration if instantiating
28 -- any Xilinx primitives in this code.
29 --library UNISIM;
30 --use UNISIM.VComponents.all;
31
32 entity sch1tabP is
33     Port ( X : in  STD_LOGIC_VECTOR (3 downto 0);
34           G : out  STD_LOGIC);
35 end sch1tabP;
36
37 architecture DATAFLOW of sch1tabP is
38
39 begin
40     with X select
41         G <= '1' when "0001" | "0101" | "1000" | "1010" | "1110", '0' when others;
42
43
44 end DATAFLOW;
```

Symulacja:



Plik z pobudzeniami testowymi:

```
28 LIBRARY ieee;
29 USE ieee.std_logic_1164.ALL;
30
31 -- Uncomment the following library declaration if using
32 -- arithmetic functions with Signed or Unsigned values
33 --USE ieee.numeric_std.ALL;
34
35 ENTITY testtab IS
36 END testtab;
37
38 ARCHITECTURE behavior OF testtab IS
39
40     -- Component Declaration for the Unit Under Test (UUT)
41
42     COMPONENT schltabP
43     PORT(
44         X : IN  std_logic_vector(3 downto 0);
45         G : OUT std_logic
46     );
47     END COMPONENT;
48
49
50     --Inputs
51     signal X : std_logic_vector(3 downto 0) := (others => '0');
52
53     --Outputs
54     signal G : std_logic;
55     -- No clocks detected in port list. Replace <clock> below with
56     -- appropriate port name
57
58 BEGIN
59
60     -- Instantiate the Unit Under Test (UUT)
61     uut: schltabP PORT MAP (
62         X => X,
63         G => G
64     );
65
66     -- Clock process definitions
67
68     -- Stimulus process
69     stim_proc: process
70     begin
71         X <= "0000", "0001" after 100 ns, "0010" after 200 ns, "0011" after 300 ns, "0100" after 400 ns,
72             "0101" after 500 ns, "0110" after 600 ns, "0111" after 700 ns, "1000" after 800 ns,
73             "1001" after 900 ns, "1010" after 1000 ns, "1011" after 1100 ns, "1100" after 1200 ns,
74             "1101" after 1300 ns, "1110" after 1400 ns, "1111" after 1500 ns;
75         wait;
76     end process;
77
78 END;
```

Plik .ucf:

```
5 # Keys
6 NET "X(0)" LOC = "P42";
7 NET "X(1)" LOC = "P40";
8 NET "X(2)" LOC = "P43";
9 NET "X(3)" LOC = "P38";
10 #NET "Key<4>" LOC = "P37";
11 #NET "Key<5>" LOC = "P36"; # shared with ROT_A
12 #NET "Key<6>" LOC = "P24"; # shared with ROT_B
13 #NET "Key<7>" LOC = "P39"; # GSR
14
15 # LEDs
16 NET "G" LOC = "P35";
```

Na płytce CPLD lampka LED paliła się gdy funkcja przyjmowała wartość „0”, zaś gasła gdy miała wartość „1”. Wartość funkcji logicznej wprowadzano za pomocą przycisków K3-K0.

2. Implementacja układu translatora kodu

Implementacja za pomocą funkcji boolowskich:

```
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22
23 -- Uncomment the following library declaration if using
24 -- arithmetic functions with Signed or Unsigned values
25 --use IEEE.NUMERIC_STD.ALL;
26
27 -- Uncomment the following library declaration if instantiating
28 -- any Xilinx primitives in this code.
29 --library UNISIM;
30 --use UNISIM.VComponents.all;
31
32 entity sch2bool is
33     Port ( Q : in  STD_LOGIC_VECTOR (3 downto 0);
34           Y : out  STD_LOGIC_VECTOR (3 downto 0));
35 end sch2bool;
36
37 architecture Behavioral of sch2bool is
38
39 begin
40     Y(3) <= (Q(2) and not Q(1)) or (Q(2) and Q(0));
41     Y(2) <= (Q(2) and not Q(1)) or (Q(2) and not Q(0));
42     Y(1) <= Q(3) or (not Q(2) and Q(1)) or (Q(1) and Q(0));
43     Y(0) <= (not Q(3) and Q(2) and not Q(1) and not Q(0)) or (not Q(2) and not Q(1) and Q(0))
44         or (not Q(2) and Q(1) and not Q(0)) or (Q(2) and Q(1) and Q(0)) or (Q(3) and Q(0));
45
46 end Behavioral;
```


Symulacja:



Plik testowy VHDL:

```
36 END test2bool;
37
38 ARCHITECTURE behavior OF test2bool IS
39
40     -- Component Declaration for the Unit Under Test (UUT)
41
42     COMPONENT sch2bool
43     PORT(
44         Q : IN  std_logic_vector(3 downto 0);
45         Y : OUT std_logic_vector(3 downto 0)
46     );
47     END COMPONENT;
48
49
50     --Inputs
51     signal Q : std_logic_vector(3 downto 0) := (others => '0');
52
53     --Outputs
54     signal Y : std_logic_vector(3 downto 0);
55     -- No clocks detected in port list. Replace <clock> below with
56     -- appropriate port name
57
58 BEGIN
59
60     -- Instantiate the Unit Under Test (UUT)
61     uut: sch2bool PORT MAP (
62         Q => Q,
63         Y => Y
64     );
65
66     -- Stimulus process
67     stim_proc: process
68     begin
69         Q(0) <= '0', '1' after 100 ns, '0' after 200 ns, '1' after 300 ns, '0' after 400 ns,
70         '1' after 500 ns, '0' after 600 ns, '1' after 700 ns, '0' after 800 ns,
71         '1' after 900 ns, '0' after 1000 ns, '1' after 1100 ns, '0' after 1200 ns,
72         '1' after 1300 ns, '0' after 1400 ns, '1' after 1500 ns, '0' after 1600 ns;
73         Q(1) <= '0', '1' after 200 ns, '0' after 400 ns, '1' after 600 ns, '0' after 800 ns, '1' after 1000 ns, '0' after 1200 ns, '1' after 1400 ns, '0' after 1600 ns;
74         Q(2) <= '0', '1' after 400 ns, '0' after 800 ns, '1' after 1200 ns, '0' after 1600 ns;
75         Q(3) <= '0', '1' after 800 ns, '0' after 1600 ns;
76         wait;
77     end process;
78
79
80 END;
```


Plik .ucf:

```
5 # Keys
6 NET "Q(0)" LOC = "P42";
7 NET "Q(1)" LOC = "P40";
8 NET "Q(2)" LOC = "P43";
9 NET "Q(3)" LOC = "P38";
10 #NET "Key<4>" LOC = "P37";
11 #NET "Key<5>" LOC = "P36"; # shared with ROT_A
12 #NET "Key<6>" LOC = "P24"; # shared with ROT_B
13 #NET "Key<7>" LOC = "P39"; # GSR
14
15 # LEDS
16 NET "Y(0)" LOC = "P35";
17 NET "Y(1)" LOC = "P29";
18 NET "Y(2)" LOC = "P33";
19 NET "Y(3)" LOC = "P34";
```

Implementacja za pomocą zapisu tablicowego:

```
7  -- Module Name:      sch2tab - Behavioral
8  -- Project Name:
9  -- Target Devices:
10 -- Tool versions:
11 -- Description:
12 --
13 -- Dependencies:
14 --
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18 --
19 -----
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22
23 -- Uncomment the following library declaration if using
24 -- arithmetic functions with Signed or Unsigned values
25 --use IEEE.NUMERIC_STD.ALL;
26
27 -- Uncomment the following library declaration if instantiating
28 -- any Xilinx primitives in this code.
29 --library UNISIM;
30 --use UNISIM.VComponents.all;
31
32 entity sch2tab is
33     Port ( Q : in  STD_LOGIC_VECTOR (3 downto 0);
34           Y : out  STD_LOGIC_VECTOR (3 downto 0));
35 end sch2tab;
36
37 architecture Behavioral of sch2tab is
38
39 begin
40     with Q select
41     Y(3) <= '0' when "0000" | "0001" | "0010" | "0011" | "0110", '1' when others;
42     with Q select
43     Y(2) <= '0' when "0000" | "0001" | "0010" | "0011" | "0111", '1' when others;
44     with Q select
45     Y(1) <= '0' when "0000" | "0001" | "0100" | "0101" | "0110", '1' when others;
46     with Q select
47     Y(0) <= '0' when "0000" | "0011" | "0101" | "0110" | "1100", '1' when others;
48
49 end Behavioral;
```

Symulacja:



Plik testowy VHDL:

```
36 END test2bool;
37
38 ARCHITECTURE behavior OF test2bool IS
39
40     -- Component Declaration for the Unit Under Test (UUT)
41
42     COMPONENT sch2bool
43     PORT(
44         Q : IN  std_logic_vector(3 downto 0);
45         Y : OUT std_logic_vector(3 downto 0)
46     );
47     END COMPONENT;
48
49
50     --Inputs
51     signal Q : std_logic_vector(3 downto 0) := (others => '0');
52
53     --Outputs
54     signal Y : std_logic_vector(3 downto 0);
55     -- No clocks detected in port list. Replace <clock> below with
56     -- appropriate port name
57
58 BEGIN
59
60     -- Instantiate the Unit Under Test (UUT)
61     uut: sch2bool PORT MAP (
62         Q => Q,
63         Y => Y
64     );
65
66     -- Stimulus process
67     stim_proc: process
68     begin
69         Q(0) <= '0', '1' after 100 ns, '0' after 200 ns, '1' after 300 ns, '0' after 400 ns,
70             '1' after 500 ns, '0' after 600 ns, '1' after 700 ns, '0' after 800 ns,
71             '1' after 900 ns, '0' after 1000 ns, '1' after 1100 ns, '0' after 1200 ns,
72             '1' after 1300 ns, '0' after 1400 ns, '1' after 1500 ns, '0' after 1600 ns;
73         Q(1) <= '0', '1' after 200 ns, '0' after 400 ns, '1' after 600 ns, '0' after 800 ns, '1' after 1000 ns, '0' after 1200 ns, '1' after 1400 ns, '0' after 1600 ns;
74         Q(2) <= '0', '1' after 400 ns, '0' after 800 ns, '1' after 1200 ns, '0' after 1600 ns;
75         Q(3) <= '0', '1' after 800 ns, '0' after 1600 ns;
76         wait;
77     end process;
78
79
80 END;
```

Plik .ucf:

```
5 # Keys
6 NET "Q(0)" LOC = "P42";
7 NET "Q(1)" LOC = "P40";
8 NET "Q(2)" LOC = "P43";
9 NET "Q(3)" LOC = "P38";
10 #NET "Key<4>" LOC = "P37";
11 #NET "Key<5>" LOC = "P36"; # shared with ROT_A
12 #NET "Key<6>" LOC = "P24"; # shared with ROT_B
13 #NET "Key<7>" LOC = "P39"; # GSR
14
15 # LEDs
16 NET "Y(0)" LOC = "P35";
17 NET "Y(1)" LOC = "P29";
18 NET "Y(2)" LOC = "P33";
19 NET "Y(3)" LOC = "P34";
```

Za pomocą guzików K3-K0 wprowadzamy liczbę w NKB, jej przekodowanie widoczne jest na diodach.

3. Detektor sekwencji: 11100 w postaci automatu Mealy'ego

Plik VHDL:

```
32 entity sch3 is
33     Port ( X : in  STD_LOGIC;
34           Y : out  STD_LOGIC;
35           clock : in  STD_LOGIC;
36           RST : in  STD_LOGIC);
37 end sch3;
38
39 architecture Behavioral of sch3 is
40
41     type state_type is (q0, q1, q2, q3, q4, q5);
42     signal state, next_state : state_type;
43
44 begin
45     process1 : process(clock)
46     begin
47         if rising_edge(clock) then
48             if RST = '1' then
49                 state <= q0;
50             else
51                 state <= next_state;
52             end if;
53         end if;
54     end process process1;
55
56     process2 : process(clock)
57     begin
58         next_state <= state;
59
60         case state is
61
62             when q0 =>
63                 if X = '1' then
64                     next_state <= q1;
```

65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99

```
else
    next_state <= q0;
end if;

when q1 =>
    if X = '1' then
        next_state <= q2;
    else
        next_state <= q0;
    end if;

when q2 =>
    if X = '1' then
        next_state <= q3;
    else
        next_state <= q0;
    end if;


when q3 =>
    if X = '1' then
        next_state <= q3;
    else
        next_state <= q4;
    end if;

when q4 =>
    if X = '1' then
        next_state <= q1;
    else
        next_state <= q5;
    end if;

when q5 =>
    if X = '1' then
        next state <= q1;
```

```
100     else
101         next_state <= q0;
102     end if;
103
104     end case;
105 end process process2;
106
107 Y <= '1' when state = q4 and X = '0'
108     else '0';
109
110
111
112 end Behavioral;
```


Symulacja:



Plik testowy VHDL:

```
34
35 ENTITY test33 IS
36 END test33;
37
38 ARCHITECTURE behavior OF test33 IS
39
40     -- Component Declaration for the Unit Under Test (UUT)
41
42     COMPONENT sch3
43     PORT (
44         X : IN  std_logic;
45         Y : OUT std_logic;
46         clock : IN  std_logic;
47         RST : IN  std_logic
48     );
49     END COMPONENT;
50
51
52     --Inputs
53     signal X : std_logic := '0';
54     signal clock : std_logic := '0';
55     signal RST : std_logic := '0';
56
57     --Outputs
58     signal Y : std_logic;
59
60
61 BEGIN
62
63     -- Instantiate the Unit Under Test (UUT)
64     uut: sch3 PORT MAP (
65         X => X,
66         Y => Y,
67         clock => clock,
68         RST => RST
69     );
70
71     clock <= not clock after 100 ns;
72
73     -- insert stimulus here
74     X <= '0', '1' after 100 ns, '0' after 800 ns;
75
76 END;
77
```

Plik .ucf:

```

1  # Clocks
2  NET "clock" LOC = "P7" | BUFG = CLK | PERIOD = 5ms HIGH 50%;
3  #NET "Clk_XT" LOC = "P5" | BUFG = CLK | PERIOD = 500ns HIGH 50%;
4
5  # Keys
6  NET "X" LOC = "P42";
7  NET "RST" LOC = "P40";
8  #NET "Key<2>" LOC = "P43";
9  #NET "Key<3>" LOC = "P38";
10 #NET "Key<4>" LOC = "P37";
11 #NET "Key<5>" LOC = "P36"; # shared with ROT_A
12 #NET "Key<6>" LOC = "P24"; # shared with ROT_B
13 #NET "Key<7>" LOC = "P39"; # GSR
14
15 # LEDS
16 NET "Y" LOC = "P35";

```

Układ gdy wykryje sekwencję „11100”, którą wprowadza się przez przycisk K0, wprowadzając kolejne bity w „rytm” zegara, zgasza diodę P35, która symbolizuje jej detekcję.

4. Wnioski

Wszystkie układy udało się skonstruować na zajęciach z wyjątkiem układu licznika synchronicznego modulo 9 negatywnego w kodzie +3. Tak jak dla układów kombinacyjnych kod nie był skomplikowany, tak dla sekwencyjnych wymagał dobrej znajomości podstaw języka VHDL i precyzji.