
| -                         |                               |        |  |  |
|---------------------------|-------------------------------|--------|--|--|
| Termin zajęć<br>Wtorek NP | Układy cyfrowe i s            | vstemv |  |  |
| 7:30 – 11:00              | wbudowane                     |        |  |  |
| Osoby wykonujące ćwiczen  | Grupa:                        |        |  |  |
| Jakub Suski 26402         | D                             |        |  |  |
| Tytuł ćwiczenia:          | Tytuł ćwiczenia: Laboratorium |        |  |  |
| Układy                    | 2                             |        |  |  |
| Data wykonania ćwiczenia  | 10.10.2023                    | Ocena: |  |  |
| Data oddania sprawozdania | 24.10.2023                    |        |  |  |

Na pierwszych zajęciach laboratoryjnych zapoznano się ze środowiskiem Xilinx. Nauczono się tworzyć schematy, symulować projekt i implementować go na płytce CPLD ZL-9572.

1. Dowolna bramka – funktor – 2 wyjścia, 1 wejście

Pierwszy skonstruowany układ był zasadniczo prosty. Składał się z 2 wejść, bramki AND oraz wyjścia.



Następnie wzbogacono poniższy kod języka VHDL o pobudzenia testowe:

```
15
     LIBRARY ieee;
16
      USE ieee.std logic 1164.ALL;
17
      USE ieee.numeric std.ALL;
18
      LIBRARY UNISIM;
19
      USE UNISIM. Vcomponents. ALL;
20
    ENTITY schel schel sch tb IS
21
     END sche1 sche1 sch tb;
22
    ARCHITECTURE behavioral OF schel schel sch tb IS
23
24
         COMPONENT schel
25
         PORT ( a :
                      IN STD LOGIC;
                      IN STD LOGIC;
26
                b :
27
                      OUT STD LOGIC);
                у:
28
         END COMPONENT;
29
30
         SIGNAL a :
                     STD LOGIC;
31
         SIGNAL b : STD LOGIC;
32
         SIGNAL y : STD LOGIC;
33
34
      BEGIN
35
36
         UUT: schel PORT MAP (
37
              a \Rightarrow a
              b \Rightarrow b,
39
              y => y
40
         );
41
      -- *** Test Bench - User Defined Section ***
42
         a <= '0', '1' after 100 ns, '0' after 300 ns;
43
          b <= '0', '1' after 200 ns, '0' after 400 ns;
44
45
      -- *** End Test Bench - User Defined Section ***
46
47
     END;
48
```

Kolejnym krokiem było uruchomienie symulatora ISIM:



Jak widać na powyższej ilustracji, na wyjściu otrzymano "1" tylko gdy na oba wejścia podano "1". Układ działał poprawnie, w związku z tym, można było zaimplementować projekt na płycie CPLD.

Uprzednio dołączono plik z rozszerzeniem .ucf do projektu i przypisano w nim wejścia i wyjścia do wyprowadzeń.

Dioda przestawała świecić gdy na wejściach podano dwie "1", w przeciwnym wypadku świeciła.

### 2. Implementacja funkcji logicznej G

$$G(w,x,y,z) = \Pi(0, 2, 3, 4, 6, 7, 9, 11, 12, 13, 15)$$
$$G(w,x,y,z) = \sum (1,5,8,10,14)$$

| W | Х | У | Z | G |
|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 0 |


## Minimalizacja metodą siatek Karnaugh

| WX V7 | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 00    | 0  | 1  | 0  | 0  |
| 01    | 0  | 1  | 0  | 0  |
| 11    | 0  | 0  | 0  | 1  |
| 10    | 1  | 0  | 0  | 1  |

| WX | 00 | 01 | 11 | 10 |
|----|----|----|----|----|
| уz |    |    |    |    |
| 00 | 0  | 1  | 0  | 0  |
| 01 | 0  | 1  | 0  | 0  |
| 11 | 0  | 0  | 0  | 1  |
| 10 | 1  | 0  | 0  | 1  |

| WX | 00 | 01 | 11 | 10 |
|----|----|----|----|----|
| уz |    |    |    |    |
| 00 | 0  | 1  | 0  | 0  |
| 01 | 0  | 1  | 0  | 0  |
| 11 | 0  | 0  | 0  | 1  |
| 10 | 1  | 0  | 0  | 1  |


 $G = \bar{w}\bar{y}z + w\bar{x}\bar{z} + wy\bar{z}$ 



#### Kod VHDL:

```
15
       LIBRARY ieee;
       USE ieee.std logic 1164.ALL;
17
       USE ieee.numeric_std.ALL;
18
       LIBRARY UNISIM;
19
       USE UNISIM. Vcomponents. ALL;
20
    ENTITY sche2_sche2_sch_tb IS
21
      END sche2_sche2_sch_tb;
     ARCHITECTURE behavioral OF sche2 sche2 sch tb IS
22
24
           COMPONENT sche2
25
           PORT ( w : IN STD LOGIC;
                         IN STD LOGIC;
26
                  х:
27
                  y : IN STD_LOGIC;
                 z : IN STD_LOGIC;
G : OUT STD_LOGIC);
28
29
30
           END COMPONENT;
31
32
           SIGNAL w :
                         STD_LOGIC;
33
          SIGNAL x : STD LOGIC;
          SIGNAL y : STD_LOGIC;
SIGNAL z : STD_LOGIC;
34
35
           SIGNAL z :
          SIGNAL G : STD LOGIC;
36
37
38
       BEGIN
39
40
           UUT: sche2 PORT MAP(
                w => w,
41
42
                x => x
43
                y => y,
44
                z \Rightarrow z
                G => G
45
46
          );
47
48
       -- *** Test Bench - User Defined Section ***
49
          z <= '0', '1' after 100 ns, '0' after 200 ns, '1' after 300 ns, '0' after 400 ns,
50
           ^{1} after 500 ns, ^{1} after 600 ns ^{1} , ^{1} after 700 ns, ^{1} after 800 ns,
          '1' after 900 ns, '0' after 1000 ns , '1' after 1100 ns, '0' after 1200 ns, '1' after 1300 ns, '0' after 1400 ns, '1' after 1500 ns, '0' after 1600 ns;
51
52
           y <= '0', '1' after 200 ns, '0' after 400 ns, '1' after 600 ns, '0' after 800 ns,
53
            '1' after 1000 ns, '0' after 1200 ns, '1' after 1400 ns, '0' after 1600 ns;
54
55
           x \le '0', '1' after 400 ns, '0' after 800 ns, '1' after 1200 ns, '0' after 1600 ns;
56
            w <= '0', '1' after 800 ns, '0' after 1600 ns;
       -- *** End Test Bench - User Defined Section ***
57
58
59
      END:
```

#### Symulacja ISIM:



Na płytce CPLD lampka LED paliła się gdy funkcja przyjmowała wartość "0", zaś gasła gdy miała wartość "1".


#### 3. Translator kodu

Dany układ jest translatorem kodu Graya na kod Aikena.

Kod Graya charakteryzuje się tym, że dwa kolejne słowa kodowe różnią się tylko stanem jednego bitu.

Kod Aikena charakteryzuje się za to tym, że każdej cyfrze od 0 do 9 w systemie dziesiętnym przypisana jest konkretna 4. bitowa sekwencja liczb w systemie dwójkowym.

### Schemat translatora:



# Proces minimalizacji:

| dwójkowy | Graya | Aikena |
|----------|-------|--------|
| 0000     | 0000  | 0000   |
| 0001     | 0001  | 0001   |
| 0010     | 0011  | 0010   |
| 0011     | 0010  | 0011   |
| 0100     | 0110  | 0100   |
| 0101     | 0111  | 1011   |
| 0110     | 0101  | 1100   |
| 0111     | 0100  | 1101   |
| 1000     | 1100  | 1110   |
| 1001     | 1101  | 1111   |
| 1010     | 1111  | \      |
| 1011     | 1110  | \      |
| 1100     | 1010  | \      |
| 1101     | 1011  | \      |
| 1110     | 1001  | \      |
| 1111     | 1000  | \      |

Gdzie "\" oznacza stan nieokreślony

# Tabela przejść:

|    | Q(t)  |       |       |       | Q(t+1) |        |        |        |
|----|-------|-------|-------|-------|--------|--------|--------|--------|
|    | $Q_3$ | $Q_2$ | $Q_1$ | $Q_0$ | $Q'_3$ | $Q'_2$ | $Q'_1$ | $Q'_0$ |
| 0  | 0     | 0     | 0     | 0     | 0      | 0      | 0      | 0      |
| 1  | 0     | 0     | 0     | 1     | 0      | 0      | 0      | 1      |
| 2  | 0     | 0     | 1     | 0     | 0      | 0      | 1      | 1      |
| 3  | 0     | 0     | 1     | 1     | 0      | 0      | 1      | 0      |
| 4  | 0     | 1     | 0     | 0     | 1      | 1      | 0      | 1      |
| 5  | 0     | 1     | 0     | 1     | 1      | 1      | 0      | 0      |
| 6  | 0     | 1     | 1     | 0     | 0      | 1      | 0      | 0      |
| 7  | 0     | 1     | 1     | 1     | 1      | 0      | 1      | 1      |
| 8  | 1     | 0     | 0     | 0     | \      | \      | \      | \      |
| 9  | 1     | 0     | 0     | 1     | \      | \      | \      | \      |
| 10 | 1     | 0     | 1     | 0     | \      | \      | \      | \      |
| 11 | 1     | 0     | 1     | 1     | \      | \      | \      | \      |
| 12 | 1     | 1     | 0     | 0     | 1      | 1      | 1      | 0      |
| 13 | 1     | 1     | 0     | 1     | 1      | 1      | 1      | 1      |
| 14 | 1     | 1     | 1     | 0     | \      | \      | \      | \      |
| 15 | 1     | 1     | 1     | 1     | \      | \      | \      | \      |

# Siatki Karnaugh:

| $Q_3Q_2$ $Q_1Q_0$ | 00 | 01 | 11 | 10 |
|-------------------|----|----|----|----|
| 00                | 0  | 0  | 0  | 0  |
| 01                | 1  | 1  | 1  | 0  |
| 11                | 1  | 1  | \  | \  |
| 10                | \  | \  | \  | \  |

$$Q_3' = Q_2 \overline{Q_1} + Q_2 Q_0$$

| $Q_3Q_2$ $Q_1Q_0$ | 00 | 01 | 11 | 10 |
|-------------------|----|----|----|----|
| 00                | 0  | 0  | 0  | 0  |
| 01                | 1  | 1  | 0  | 1  |
| 11                | 1  | 1  | \  | \  |
| 10                | \  | ١  | \  | \  |

$$Q_2' = Q_2 \overline{Q_1} + Q_2 \overline{Q_0}$$

| $Q_3Q_2$ $Q_1Q_0$ | 00 | 01 | 11 | 10 |
|-------------------|----|----|----|----|
| 00                |    | 0  | 1  | 1  |
| 01                | 0  | 0  | 1  | 0  |
| 11                | 1  | 1  | \  | \  |
| 10                | \  | \  | \  | \  |

$$Q_1' = Q_3 + \overline{Q_2}Q_1 + Q_1\overline{Q_0}$$

| $Q_3Q_2$ $Q_1Q_0$ | 00 | 01 | 11 | 10 |
|-------------------|----|----|----|----|
| 00                | 0  | 1  | 0  | 1  |
| 01                | 1  | 0  | 1  | 0  |
| 11                | 0  | 1  | \  | \  |
| 10                | \  | \  | \  | \  |


$$Q_0' = \overline{Q_3}Q_2\overline{Q_1Q_0} + \overline{Q_2Q_1}Q_0 + \overline{Q_2}Q_1\overline{Q_0} + Q_2Q_1Q_0 + Q_3Q_0$$

#### Kod VHDL:

```
LIBRARY ieee:
                              USE ieee.std_logic_1164.ALL;
                              USE ieee.numeric_std.ALL;
 18
                              LIBRARY UNISIM;
19
                              USE UNISIM.Vcomponents.ALL;
                      ENTITY sche3_sche3_sch_tb IS
20
                           END sche3_sche3_sch_tb;
                       ARCHITECTURE behavioral OF sche3_sche3_sch_tb IS
 23
24
25
                                         COMPONENT sche3
                                         PORT( Q2 : IN STD_LOGIC;
Q1 : IN STD_LOGIC;
Q0 : IN STD_LOGIC;
 26
 27
28
29
30
                                                                   QЗ
                                                                                                      IN STD_LOGIC;
                                                                                                   OUT STD_LOGIC;
                                                                   Y3
                                                                   Y2
 31
 32
                                                                  YO
                                                                                                    OUT STD_LOGIC);
33
34
35
                                         END COMPONENT;
                                                                                                  STD LOGIC;
                                                                                                 STD_LOGIC;
STD_LOGIC;
                                          SIGNAL Q1
37
38
39
                                          SIGNAL Q0
                                          SIGNAL Q3
                                                                                                    STD_LOGIC;
                                                                                                    STD_LOGIC;
                                          SIGNAL Y3
 40
                                                                                     : STD_LOGIC;
 41
                                          SIGNAL Y1
                                                                                                   STD_LOGIC;
 42
                                         SIGNAL YO
                                                                                     : STD_LOGIC;
 43
 44
 45
 46
                                         UUT: sche3 PORT MAP(
47
48
                                                           Q2 => Q2,
                                                           Q1 => Q1,
 49
                                                           Q0 => Q0,
 50
                                                           Q3 => Q3,
 51
                                                           Y3 => Y3
52
53
                                                           Y2 => Y2.
                                                            Y1 => Y1,
 55
56
57
                             -- *** Test Bench - User Defined Section ***

Q0 <= '0', '1' after 100 ns, '0' after 200 ns, '1' after 300 ns, '0' after 400 ns, '1' after 500 ns, '0' after 600 ns , '1' after 700 ns, '0' after 800 ns , '1' after 900 ns, '0' after 1000 ns , '1' after 1000 ns, '0' after 1200 ns, '1' after 1200 ns, '0' after 1200 ns, '1' after 1200 ns, '0' after 1500 ns, '0' after 1600 ns; Q1 <= '0', '1' after 200 ns, '0' after 400 ns, '1' after 600 ns, '0' after 800 ns, '1' after 1000 ns, '0' after 1000 ns, '1' after 1000 ns, '0' after 10
                                -- *** Test Bench - User Defined Section ***
 58
 60
 61
 62
 63
65
66
67
                           LEND;
```

# Wyniki działania symulatora:



## 4. Wnioski

Wszystkie układy działały na płytce CPLD według ustalonych założeń.