Termin zajęć Wtorek NP 7:30 – 11:00	Układy cyfrowe i systemy wbudowane							
Osoby wykonujące ćwiczer	Grupa:							
Jakub Suski 26402	D							
Tytuł ćwiczenia:		Laboratorium nr:						
Układy kombinacyjr	5							
Data wykonania ćwiczenia	21.11.2023	Ocena:						
Data oddania sprawozdania	5.12.2023							

Na zajęciach laboratoryjnych wykorzystano syntezę układów z poprzednich zajęć. Tym razem jednak układy te skonstruowano w środowisku Xilinx nie za pomocą "układania" poszczególnych elementów na schemacie w pliku z rozszerzeniem .sch, a bezpośrednio kodując w języku VHDL poprzez utworzenie nowego modułu.

1. Implementacja funkcji logicznej

$$G(w,x,y,z) = \Pi(0, 2, 3, 4, 6, 7, 9, 11, 12, 13, 15)$$
$$G(w,x,y,z) = \sum (1,5,8,10,14)$$

Implementacja za pomocą funkcji boolowskich:

```
20
     library IEEE;
21
       use IEEE.STD LOGIC 1164.ALL;
22
23
     □-- Uncomment the following library declaration if using
24
       -- arithmetic functions with Signed or Unsigned values
      --use IEEE.NUMERIC_STD.ALL;
25
26
27
     Uncomment the following library declaration if instantiating
28
       -- any Xilinx primitives in this code.
29
       --library UNISIM;
30
      L--use UNISIM.VComponents.all;
31
32
     entity sch1 is
33
            Port ( w : in STD_LOGIC;
34
                   x : in STD_LOGIC;
                    y : in STD_LOGIC;
z : in STD_LOGIC;
35
36
37
                    G : out STD LOGIC);
38
      end sch1;
39
40
     architecture DATAFLOW of sch1 is
41
42
     begin
43
44
       G \le (\text{not } w \text{ and not } y \text{ and } z) \text{ or } (w \text{ and not } x \text{ and not } z) \text{ or } (w \text{ and } y \text{ and not } z);
45
      end DATAFLOW;
46
47
```

			2.10.7						1000 N 1 N 10	
Name	Value	0 ns	100 ns	200 ns	300 ns	400 ns	500 ns	600 ns	700 ns	00 ns
lle w lle x	1									
	0									
1 y	0			2						
T ₀ z	0									
Life g	1									
		l								
Name	Value	1900 ns	1,000 ns	1,100 ns	1,200 ns	1,300 ns	1,400 ns	1,500 ns		
Uaw Uax	1									
Ue x	1									
1 y	1									
le z le g	1									
Life q	0		U. Carrier				10			

Plik z pobudzeniami testowymi:

```
ACCHITECTURE behavior OF test IS

-- Component Declaration for the Unit Under Test (UUT)

COMPONENT Schl
COMPONENT Schl
COMPONENT Schl
COMPONENT Schl
COMPONENT Schl
COMPONENT;

COMPONENT Schl
Component Declaration for the Unit Under Test (UUT)

Component Schl
C
```

Plik .ucf:

```
5  # Keys
6  NET "z" LOC = "P42";
7  NET "y" LOC = "P40";
8  NET "x" LOC = "P43";
9  NET "w" LOC = "P38";
10  #NET "Key<4>" LOC = "P37";
11  #NET "Key<5>" LOC = "P36";  # shared with ROT_A
12  #NET "Key<6>" LOC = "P24";  # shared with ROT_B
13  #NET "Key<7>" LOC = "P39";  # GSR
14
15  # LEDS
16  NET "G" LOC = "P35";
```

Implementacja za pomocą zapisu tablicowego:

```
20 library IEEE;
21
     use IEEE.STD_LOGIC_1164.ALL;
22
23 =-- Uncomment the following library declaration if using
24
      -- arithmetic functions with Signed or Unsigned values
     _--use IEEE.NUMERIC_STD.ALL;
25
26
27
    -- Uncomment the following library declaration if instantiating
28
      -- any Xilinx primitives in this code.
     --library UNISIM;
29
     L--use UNISIM.VComponents.all;
30
31
    Pentity sch1tabP is
Port (X: in STD_LOGIC_VECTOR (3 downto 0);
G: out STD_LOGIC];
32
33
          G : out STD_LOGIC);
34
35
     end sch1tabP;
36
     architecture DATAFLOW of schltabP is
37
38
39
     begin
40
      with X select
          G <= '1' when "0001" | "0101" | "1000" | "1010" | "1110", '0' when others;
41
42
43
44
    end DATAFLOW;
```

Name ▶ ■	Value 1010 1	0 ns 0000	100 ns 0001	200 ns 0010	300 ns 0011	400 ns 0100	500 ns 0101	0110	700 ns 0111	1000 1000	900 ns 1001
Name	Value	1,000 ns	1,100 ns	1,200 ns	1,300 ns	1,400 ns	1,525.888 ns				
The g	0	1010	1011	1100	1101	1110					

Plik z pobudzeniami testowymi:

```
LIBRARY ieee;
29
       USE ieee.std_logic_l164.ALL;
30
      -- Uncomment the following library declaration if using
31
      -- arithmetic functions with Signed or Unsigned values -- USE ieee.numeric_std.ALL;
33
35
      ENTITY testltab IS
36
       END testltab;
37
38
      ARCHITECTURE behavior OF testitab IS
39
40
             -- Component Declaration for the Unit Under Test (UUT)
           COMPONENT schltabP
42
43
            PORT (
                 X : IN std_logic_vector(3 downto 0);
G : OUT std_logic
44
 45
 46
 47
           END COMPONENT;
 48
49
50
           --Inputs
51
           signal X : std logic vector(3 downto 0) := (others => '0');
52
             --Outputs
          signal G : std_logic;
-- No clocks detected in port list. Replace <clock> below with
54
55
56
57
           -- appropriate port name
58
59
60
             -- Instantiate the Unit Under Test (UUT)
61
      uut: schltabP PORT MAP (
                 X => X,
G => G
62
63
64
                 ) ;
65
66
           -- Clock process definitions
68
           -- Stimulus process
      stim proc: process
begin
69
70
71
                X <= "0000", "0001" after 100 ns, "0010" after 200 ns, "0011" after 300 ns, "0100" after 400 ns,
                 "0101" after 500 ns, "0110" after 600 ns, "0111" after 700 ns, "1000" after 800 ns,
"1001" after 900 ns, "1010" after 1000 ns, "1011" after 1100 ns, "1100" after 1200 ns,
73
        "1101" after 1300 ns, "1110" after 1400 ns, "1111" after 1500 ns;
74
75
              wait:
76
           end process;
78
     END;
```

Plik .ucf:

```
# Keys
   NET "X(0)" LOC = "P42";
 6
   NET "X(1)" LOC = "P40";
 7
   NET "X(2)" LOC = "P43";
 8
   NET "X(3)" LOC = "P38";
 9
   \#NET "Key<4>" LOC = "P37";
10
   #NET "Key<5>" LOC = "P36"; # shared with ROT_A
11
   #NET "Key<6>" LOC = "P24"; # shared with ROT_B
12
   #NET "Key<7>" LOC = "P39"; # GSR
13
14
15
   # LEDS
16 NET "G" LOC = "P35";
```

Na płytce CPLD lampka LED paliła się gdy funkcja przyjmowała wartość "0", zaś gasła gdy miała wartość "1". Wartość funkcji logicznej wprowadzano za pomocą przycisków K3-K0.

2. Implementacja układu translatora kodu

Implementacja za pomocą funkcji boolowskich:

```
library IEEE;
21
      use IEEE.STD_LOGIC_1164.ALL;
     -- Uncomment the following library declaration if using
     -- arithmetic functions with Signed or Unsigned values --use IEEE.NUMERIC_STD.ALL;
24
25
26
27
     -- Uncomment the following library declaration if instantiating
28
      -- any Xilinx primitives in this code.
29
      --library UNISIM;
30
      ---use UNISIM.VComponents.all;
31
     entity sch2bool is
32
     Port ( Q : in STD_LOGIC_VECTOR (3 downto 0);
34
                    Y : out STD LOGIC VECTOR (3 downto 0));
     end sch2bool;
36
37
     architecture Behavioral of sch2bool is
38
39
     begin
40
       Y(3) \le (Q(2) \text{ and not } Q(1)) \text{ or } (Q(2) \text{ and } Q(0));
41
       Y(2) \leftarrow (Q(2) \text{ and not } Q(1)) \text{ or } (Q(2) \text{ and not } Q(0));
       Y(1) \le Q(3) or (not Q(2) and Q(1)) or (Q(1) and Q(0));
42
43
      Y(0) \leftarrow (\text{not } Q(3) \text{ and } Q(2) \text{ and not } Q(1) \text{ and not } Q(0)) \text{ or } (\text{not } Q(2) \text{ and not } Q(1) \text{ and } Q(0))
44
       or (not Q(2) and Q(1) and not Q(0)) or (Q(2) and Q(1) and Q(0)) or (Q(3) and Q(0));
45
46
     end Behavioral;
```

Name	Value	0 ns	100 ns	200 ns	300 ns	400 ns	500 ns	600 ns	700 ns	1800 ns	900 ns
▶ 😽 q[3:0]	1010	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001
▶ 3 y[3:0]	0011	0000	0001	0011	0010	1101	1100	0100	1011	0010	0011
							1,526.350 ns				
Name	Value	1,000 ns	1,100 ns	1,200 ns	1,300 ns	1,400 ns	1,500 ns				
► 😽 q[3:0]	1111	1010	1011	1100	1101	1110	X				
▶ 1 y[3:0]	1011	00	011	1110	1111	0110	*				
		A 2555	201	\$21	1	Ų.					

Plik testowy VHDL:

Plik .ucf:

```
# Keys
   NET "Q(0)" LOC = "P42";
   NET "Q(1)" LOC = "P40";
 8 NET "Q(2)" LOC = "P43";
 9 NET "Q(3)" LOC = "P38";
10 \#NET "Key<4>" LOC = "P37";
   #NET "Key<5>" LOC = "P36"; # shared with ROT_A
11
   #NET "Key<6>" LOC = "P24"; # shared with ROT B
   #NET "Key<7>" LOC = "P39"; # GSR
13
14
15
   # LEDS
16 NET "Y(0)" LOC = "P35";
17 NET "Y(1)" LOC = "P29";
18 NET "Y(2)" LOC = "P33";
19 NET "Y(3)" LOC = "P34";
```

Implementacja za pomocą zapisu tablicowego:

```
7 -- Module Name:
                    sch2tab - Behavioral
8 -- Project Name:
9 -- Target Devices:
   -- Tool versions:
10
   -- Description:
11
12
    -- Dependencies:
13
14
15
    -- Revision:
    -- Revision 0.01 - File Created
16
   -- Additional Comments:
17
18
19
20 library IEEE;
21
   use IEEE.STD LOGIC 1164.ALL;
22
23 -- Uncomment the following library declaration if using
24 -- arithmetic functions with Signed or Unsigned values
25 -- use IEEE.NUMERIC STD.ALL;
26
   -- Uncomment the following library declaration if instantiating
27
28 -- any Xilinx primitives in this code.
   --library UNISIM;
29
30
   --use UNISIM.VComponents.all;
31
32
   entity sch2tab is
    Port ( Q : in STD_LOGIC_VECTOR (3 downto 0);
33
             Y : out STD LOGIC VECTOR (3 downto 0));
34
   end sch2tab;
35
36
37 architecture Behavioral of sch2tab is
38
39 begin
40 with Q select
41 Y(3) <= '0' when "0000" | "0001" | "0010" | "0011" | "0110", '1' when others;
42 with Q select
43 Y(2) <= '0' when "0000" | "0001" | "0010" | "0011" | "0111", '1' when others;
44 with Q select
45 Y(1) <= '0' when "0000" | "0001" | "0100" | "0101" | "0110", '1' when others;
46 with Q select
    Y(0) <= '0' when "0000" | "0011" | "0101" | "0110" | "1100", '1' when others;
47
48
49 end Behavioral;
```

Name	Value	0 ns	100 ns	200 ns	300 ns	400 ns	500 ns	600 ns	700 ns	800 ns	190	00 ns
▶ 3 q[3:0]	1000	0000	0001	0010	0011	0100	0101	0110	0111		1000	1001
▶ ■ y[3:0]	1111	0000	0001	0011	0010	1101	1100	0100	1011		1111	1
Name	Value	1,000 ns	1,100 ns	1,200 ns	1,300 ns	1,400 ns	1,500 ns	1				
▶ 3 q[3:0]	0000	1010	1011	1100	1101	1110	1111	(
▶ 3 y[3:0]	0000	11	1	1110		1111		(

Plik testowy VHDL:

```
### SECONS | Market |
```

Plik .ucf:

```
# Keys
   NET "Q(0)" LOC = "P42";
 6
   NET "Q(1)" LOC = "P40";
 8
   NET "Q(2)" LOC = "P43";
 9
   NET "Q(3)" LOC = "P38";
   \#NET "Key<4>" LOC = "P37";
10
   #NET "Key<5>" LOC = "P36"; # shared with ROT_A
11
   #NET "Key<6>" LOC = "P24"; # shared with ROT B
12
   #NET "Key<7>" LOC = "P39"; # GSR
13
14
15
   # LEDS
16 NET "Y(0)" LOC = "P35";
17 NET "Y(1)" LOC = "P29";
18 NET "Y(2)" LOC = "P33";
19 NET "Y(3)" LOC = "P34";
```

Za pomocą guzików K3-K0 wprowadzamy liczbę w NKB, jej przekodowanie widoczne jest na diodach.

3. Detektor sekwencji: 11100 w postaci automatu Mealy'ego Plik VHDL:

```
32
   ⊟entity sch3 is
33
         Port ( X : in STD LOGIC;
34
                Y : out STD LOGIC;
35
                 clock : in STD LOGIC;
36
                RST : in STD LOGIC);
37
   end sch3;
38
39
   Harchitecture Behavioral of sch3 is
40
41
     type state type is (q0, q1, q2, q3, q4, q5);
42
     signal state, next state : state type;
43
44
   ⊟begin
45
         process1 : process(clock)
46
         begin
47
    自
             if rising edge (clock) then
48
                  if RST = '1' then
49
                      state \leq q0;
   50
                  else
51
                      state <= next state;</pre>
52
                  end if;
53
             end if;
54
         end process process1;
55
56
   process2 : process(clock)
57
         begin
58
             next state <= state;</pre>
59
60
             case state is
61
62
                  when q0 =>
                      if X = '1' then
63
64
                          next state <= q1;
```

```
65 🗎
                     else
66
                         next state <= q0;
67
                     end if;
68
69
                 when q1 =>
                     if X = '1' then
70
71
                        next state <= q2;
72
                     else
73
                         next state <= q0;
74
                     end if;
75
76
                 when q2 =>
77
                     if X = '1' then
78
                         next state <= q3;
79
                     else
80
                         next state <= q0;
81
                     end if;
82
83
                 when q3 =>
84
                     if X = '1' then
85
                         next state <= q3;
86
                     else
87
                         next state <= q4;
88
                     end if;
89
90
                 when q4 =>
91
                     if X = '1' then
92
                         next state <= q1;
93
                     else
94
                         next state <= q5;
95
                     end if;
96
97
                 when q5 =>
98
                     if X = '1' then
99
                     next state <= q1;
```

```
else
100 🖨
                      next_state <= q0;</pre>
101
                      end if;
102
103
104
             end case;
         end process process2;
105
106
          Y \leftarrow '1' when state = q4 and X = '0'
107
            else '0';
108
109
110
111
112 end Behavioral;
```



Plik testowy VHDL:

```
34
35 ENTITY test33 IS
36 END test33;
38 ARCHITECTURE behavior OF test33 IS
39
        -- Component Declaration for the Unit Under Test (UUT)
40
41
42
       COMPONENT sch3
        PORT (
43
             X : IN std logic;
44
             Y : OUT std_logic;
45
            clock : IN std logic;
46
            RST : IN std logic
47
48
           );
       END COMPONENT;
49
50
51
52
      --Inputs
      signal X : std_logic := '0';
53
      signal clock : std_logic := '0';
54
55
      signal RST : std logic := '0';
56
      --Outputs
57
      signal Y : std_logic;
58
59
60
61 BEGIN
62
      -- Instantiate the Unit Under Test (UUT)
63
64
      uut: sch3 PORT MAP (
             X => X,
65
66
             Y => Y,
             clock => clock,
67
             RST => RST
68
69
          );
70
71
         clock <= not clock after 100 ns;
72
73
          -- insert stimulus here
          X <= '0', '1' after 100 ns, '0' after 800 ns;
74
75
76 END;
77
```

Plik .ucf:

```
1 # Clocks
 2 NET "clock" LOC = "P7" | BUFG = CLK | PERIOD = 5ms HIGH 50%;
 3 #NET "Clk_XT" LOC = "P5" | BUFG = CLK | PERIOD = 500ns HIGH 50%;
 4
 5 # Keys
 6 NET "X" LOC = "P42";
 7 NET "RST" LOC = "P40";
 8 \# NET "Key < 2 > "LOC = "P43";
 9 #NET "Key<3>" LOC = "P38";
10 \#NET "Key<4>" LOC = "P37";
11 #NET "Key<5>" LOC = "P36"; # shared with ROT A
12 #NET "Key<6>" LOC = "P24"; # shared with ROT B
13 #NET "Key<7>" LOC = "P39"; # GSR
14
15
    # LEDS
16 NET "Y" LOC = "P35";
```

Układ gdy wykryje sekwencję "11100", którą wprowadza się przez przycisk KO, wprowadzając kolejne bity w "rytm" zegara, zgasza diodę P35, która symbolizuje jej detekcję.

4. Wnioski

Wszystkie układy udało się skonstruować na zajęciach z wyjątkiem układu licznika synchronicznego modulo 9 negatywnego w kodzie +3. Tak jak dla układów kombinacyjnych kod nie był skomplikowany, tak dla sekwencyjnych wymagał dobrej znajomości podstaw języka VHDL i precyzji.