
#### Part 1

### a) Truth Table of the circuit:



#### b) Maximum combinational Delay:

From port c to port x, we have maximum combinational delay of 8.951.

## c) Resource Utilization:

Slice LUTs*	1
LUT as logic	1
Bonded IOB	5
IBUF	3
OBUF	2
LUT3	1
LUT2	1

# Part 2