# Digital Design and Computer Organization Laboratory **UE19CS206**

## 3<sup>rd</sup> Semester, Academic Year 2020-21

Name :	SRN:	Section:
Adarsh Kumar	PES2UG20CS016	C

Week #:8 Date: 18/11/2021

**<u>Title of the Program:</u>** Microprocessor Control Logic - 2

#### Code:

```
module nor5 (input wire [0:4] i, output wire o);
 wire t;
 or3 or3 0 (i[0], i[1], i[2], t);
 nor3 nor3 0 (t, i[3], i[4], o);
endmodule
module ir (input wire clk, reset, load, input wire [15:0] din, output wire [15:0] dout);
 dfrl dfrl 0 (clk, reset, load, din['h0], dout['h0]);
 dfrl dfrl 1 (clk, reset, load, din['h1], dout['h1]);
 dfrl dfrl 2 (clk, reset, load, din['h2], dout['h2]);
 dfrl dfrl 3 (clk, reset, load, din['h3], dout['h3]);
 dfrl dfrl 4 (clk, reset, load, din['h4], dout['h4]);
 dfrl dfrl 5 (clk, reset, load, din['h5], dout['h5]);
 dfrl dfrl 6 (clk, reset, load, din['h6], dout['h6]);
 dfrl dfrl_7 (clk, reset, load, din['h7], dout['h7]);
 dfrl dfrl 8 (clk, reset, load, din['h8], dout['h8]);
```

```
dfrl dfrl 9 (clk, reset, load, din['h9], dout['h9]);
 dfrl dfrl a (clk, reset, load, din['ha], dout['ha]);
 dfrl dfrl b (clk, reset, load, din['hb], dout['hb]);
 dfrl dfrl c (clk, reset, load, din['hc], dout['hc]);
 dfrl dfrl d (clk, reset, load, din['hd], dout['hd]);
 dfrl dfrl e (clk, reset, load, din['he], dout['he]);
 dfrl dfrl f (clk, reset, load, din['hf], dout['hf]);
endmodule
module control logic (input wire clk, reset, input wire [15:0] cur ins, output wire [2:0]
rd addr a, rd addr b, wr addr,
 output wire [1:0] op, output wire sel, jump, pc inc, load ir, wr reg);
wire u,w,s,wr reg1,wr reg2,alu ins,ld ins,ld ins ,fi,fo,el,eo,ef;
assign rd addr a=cur ins[2:0];
assign rd_addr_b=cur_ins[5:3];
assign wr addr=cur ins[8:6];
assign op = cur ins[10:9];
invert i1(cur ins[15],u);
invert i2(cur ins[10],w);
invert i3(cur ins[14],s);
invert i4(ld ins,ld ins );
and2 a1(cur_ins[15],s,ld_ins);
nor5 n5({cur ins[15],cur ins[14],cur ins[13],cur ins[12],cur ins[11]},alu ins);
and3 a2(cur ins[14],u,ef,jump);
dfrl d1(clk,reset,1'b1,fo,eo);
and2 a3(ld ins ,eo,ef);
and2 a4(ef,alu ins,wr reg1);
or2 o3(wr reg1,wr reg2,wr reg);
and2 a5(eo,ld ins,el);
```

```
and2 a6(ld ins,el,wr reg2);
nand2 n1(el,ld ins,sel);
dfrl d2(clk,reset,1'b1,el,lo);
or2 o1(lo,ef,fi);
dfsl d3(clk,reset,1'b1,fi,fo);
assign load ir = fo;
or2 o2(load ir,el,pc inc);
endmodule
module mproc (input wire clk, reset, input wire [15:0] d in, output wire [6:0] addr, output
wire [15:0] d out);
 wire pc inc, cout, cout, sub, sel, sel addr; wire [2:0] rd addr a, rd addr b, wr addr;
wire [1:0] op; wire [8:0] addr;
 wire [15:0] cur ins, d out a, d out b;
 and2 and2 0 (jump, cout, sub);
 pc pc 0 (clk, reset, pc inc, 1'b0, sub, {8'b0, cur ins[7:0]}, { addr, addr});
 ir ir 0 (clk, reset, load ir, d in, cur ins);
 control logic control logic 0 (clk, reset, cur ins, rd addr a, rd addr b, wr addr, op, sel,
jump, pc inc, load ir, wr reg);
 reg alu reg alu 0 (clk, reset, sel, wr reg, op, rd addr a, rd addr b, wr addr, d in,
d out a, d out b, cout);
 assign d out = d out a;
```


endmodule

## **Output waveform**


### **Terminal:**

### waveform:

1



GTKWave - tb\_mproc\_mem.vcd 1 En ■1) 3:29 PM 😃 🔏 📮 🖺 🕒 😑 🦛 🎥 🧹 🔪 From: 0 sec Marker: 335 ns | Cursor: 585 ns To: 5106 ns 0 ▼ SST Signals Time ≟ ... tb addr[8:0] =000 900 ⊕ å mproc mem 0 0C ++09 0A 0B 0C ++09 0A addr[6:0] =09 clk=1 cout =x ins[15:0] =0113 d in[15:0] =049B | XX+ |+ |+ | 04+ | 04+ | 02+ | XX+ |+ |+ | 04+ | 04+ | 02+ | XX+ |+ |+ | 04+ | 02+ | XX+ |+ |+ | 04+ | 02+ | XX+ |+ |+ | 04+ | 04+ | 02+ | XX+ |+ |+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ | 04+ out[15:0] =zzzz ut a[15:0] = 7777 ut b[15:0] =zzzz jump =Θ load\_ir=0 Type Signals op[1:0] =00 01 xx 00 10 wire addr[8:0] pc\_inc =0 001 101 011 100 001 101 011 100 001 101 011 100 001 101 011 100 001 101 011 100 001 101 011 100 001 101 ddr a[2:0] =011 wire addr[6:0] 000 010 011 100 000 010 011 100 000 010 011 100 000 010 011 100 000 010 011 100 000 ddr\_b[2:0] =010 wire clk reset =0 wire cout sel=1 wire cur\_ins[15:0] sub =0 addr[2:0] =100 wire d\_in[15:0] wr rea=1 wire d\_out[15:0] wire d out a[15:0] wire d\_out\_b[15:0] wire iump wire load\_ir wire op[1:0] wire pc\_inc wire rd\_addr\_a[2:0] wire rd\_addr\_b[2:0] Filter: Append Insert Replace



#### <u>4</u>

