## ADARSH KUMAR CHAUDHARY

```
1701CS01
# Codes
1.....
//// listing all inputs and outputs, by convention outputs go first
module p1(out, in);
input[3:0] in; // binary code
output [3:0] out; // gray code
assign out[0] = in[1] ^ in[0];
assign out[1] = in[2] ^ in[1];
assign out[2] = in[3] ^ in[2];
assign out[3] = in[3];
endmodule
// test bench
module tb_p1();
 wire [3:0] out1;
 reg [3:0] in1;
 integer i;
 p1 uut(out1, in1);
 initial
 begin
  for(i = 0;i <= 15;i = i+1) // varying in1
```

```
begin
  in1 = i;
  #10
   $monitor("in = %b",in1," | out = %b", out1);
   $display("----");
  end
 end
endmodule
2.....
// listing all inputs and outputs, by convention outputs go first
module p2(Output,opcode,A,B);
       output[15:0] Output;
       input [15:0] A,B;
       input [2:0] opcode;
       reg [15:0] Output;
       always @ (opcode)
       begin
              case (opcode) //ALU implementation
                      3'd0: Output <= A+B;
                      3'd1: Output <= A-B;
                      3'd2: Output <= A&B;
                      3'd3: Output <= A^B;
                      3'd4: Output <= A|B;
```

```
3'd5: Output <= A+1;
                        3'd6: Output <= A<<1;
                        3'd7: Output <= A>>1;
                        default: Output <= 16'd0;</pre>
                endcase
        end
endmodule
module tb_p2(); //test_bench
       wire[15:0] Output;
        reg [15:0] A,B;
        reg [2:0] opcode;
        integer i,j;
        p2 UUT (Output, opcode, A, B);
        initial
        begin //checking for random values of A,B
        for(j = 0; j \le 3; j = i + 1)
        begin
                A=$urandom%2**15;
                B=$urandom%2**15;
                for(i = 0; i <= 7; i = i + 1)
                begin
                        opcode=i;
                        $monitor("Opcode = %d", i," | A = %d", A, " | B = %d", B, " | Output = %d",
Output);
```

```
#10;
                     $display("----");
              end
       end
       end
endmodule
3.....
module p3(out1, in, sel);
output out1;
input[15:0] in;
input[3:0] sel;
reg out1;
integer i;
always @(in or sel)
case(sel)
4'b0000: out1 <= in[0];
4'b0001: out1 <= in[1];
4'b0010: out1 <= in[2];
4'b0011: out1 <= in[3];
4'b0100: out1 <= in[4];
4'b0101: out1 <= in[5];
 4'b0110: out1 <= in[6];
```

```
4'b0111: out1 <= in[7];
 4'b1000: out1 <= in[8];
 4'b1001: out1 <= in[9];
 4'b1010: out1 <= in[10];
 4'b1011: out1 <= in[11];
 4'b1100: out1 <= in[12];
 4'b1101: out1 <= in[13];
 4'b1110: out1 <= in[14];
 4'b1111: out1 <= in[15];
endcase
endmodule
module tb_p3();
wire out1;
reg[15:0] in;
reg[3:0] sel;
integer i,j;
p3 uut(out1, in, sel);
initial
 begin
 in = 0;
for(i = 0; i <=15; i= i+1)
```

```
begin
       sel = i;
       for(j = 0; j <=1; j= j+1)
               begin
               in[i] = j;
               $monitor("in = %b",in, " | sel = %b",sel, " | out = %b", out1);
               $display("----");
               #10;
               end
       end
       end
endmodule
4.....
module p4(out1, D, set);
output out1;
input [15:0] D;
input [3:0] set;
wire [7:0] t;
wire [3:0] t2;
wire [1:0] t3;
reg out1;
mux_2_to_1 m1 (t[7], D[15], D[14], set[0]);
```

```
mux_2_to_1 m2 (t[6], D[13], D[12], set[0]);
mux_2_to_1 m3 (t[5], D[11], D[10], set[0]);
mux_2_to_1 m4 (t[4], D[9], D[8], set[0]);
mux_2_to_1 m5 (t[3], D[7], D[6], set[0]);
mux_2_to_1 m6 (t[2], D[5], D[4], set[0]);
mux_2_to_1 m7 (t[1], D[3], D[2], set[0]);
mux_2_to_1 m8 (t[0], D[1], D[0], set[0]);
mux_2_to_1 m9 (t2[3], t[7], t[6], set[1]);
mux_2_to_1 m10 (t2[2], t[5], t[4], set[1]);
mux_2_to_1 m11 (t2[1], t[3], t[2], set[1]);
mux_2_to_1 m12 (t2[0], t[1], t[0], set[1]);
mux_2_to_1 m13 (t3[1], t2[3], t2[2], set[2]);
mux_2_to_1 m14 (t3[0], t2[1], t2[0], set[2]);
mux_2_to_1 m15 (out1, t3[1], t3[0], set[3]);
endmodule
module tb_p4();
reg [3:0] S;
reg [15:0] D;
```

```
wire out;
integer i,j;
p4 UUT(out, D, S);
initial
begin
       D = 16'b0;
       for (i = 0; i \le 15; i = i + 1)
        begin
               for(j=0; j<=1; j=j+1)
                begin
                       S = i;
                        D[i] = j;
                        #10
                        $monitor("D = %b", D, " & S = %b", S);
                end
       end
end
endmodule
5.....
module p5(O, I);
output [63:0] O;
input [5:0] I;
```

```
reg [63:0] O = 64'b0;
always @ (I)
begin
       O = 64'b0;
       O[I] = 1;
end
endmodule
module tb_p5();
wire[63:0] O;
reg[5:0] I;
p5 UUT(O, I);
integer i;
initial
begin
       for(i=0;i<=63;i=i+1)
        begin
                I=i;#10
                $monitor("O = %d", O, " & I = %b", I);
        end
```

(data\_out[56],data\_out[57],data\_out[58],data\_out[59],data\_out[60],data\_out[61],data\_out[62],data\_o

decoder 3to8 decode8

ut[63],data in[0],data in[1],data in[2],h);

endmodule

```
//test_bench for binary to grey
module tb_p6();
       wire [63:0]out;
       reg [5:0]in;
       integer i;
       p6 UUT (out,in);
       initial
              begin
              for(i = 0; i \le 63; i = i + 1)
                      begin
                      in = i;#10
                      $monitor("input_code = %b", in, " | output_code = %b", out);
                      $display("-----");
                      end
              end
endmodule
7.....
module decade_counter(q, clk);
       output reg[3:0] q = 0;
                                            // telling the compiler which lines are inputs and
outputs
       input clk;
       always @(posedge clk)
              q \le q = 9?0:q+1;
endmodule
```

```
module decoded_counter(ctrl, clk);
                                               // Tells the compiler which lines are inputs and outputs
        output ctrl;
        input clk;
        reg [3:0] count_value = 0;
        always @(posedge clk)
               count_value <= count_value + 1;</pre>
               assign ctrl = count value == 4'b0111 || count value == 4'b1011;
endmodule
module decade_counter(q, clk);
       output reg[3:0] q = 0;
                                               // telling the compiler which lines are inputs and
outputs
       input clk;
       always @(posedge clk)
               q \le q = 9?0:q+1;
endmodule
module decoded_counter(ctrl, clk);
        output ctrl;
                                               // Tells the compiler which lines are inputs and outputs
        input clk;
        reg [3:0] count_value = 0;
        always @(posedge clk)
               count_value <= count_value + 1;</pre>
               assign ctrl = count_value == 4'b0111 || count_value == 4'b1011;
endmodule
```

## # DECODER CODE

```
module decoder_3to8(Y0, Y1, Y2, Y3, Y4, Y5, Y6, Y7, C, B, A, en);
        output Y7, Y6, Y5, Y4, Y3, Y2, Y1, Y0;
        input A, B, C;
        input en;
        assign \ \{Y7,Y6,Y5,Y4,Y3,Y2,Y1,Y0\} = (\ \{en,A,B,C\} == 4'b1000) \ ? \ 8'b0000\_0001 :
        (\{en,A,B,C\} == 4'b1001)?8'b0000_0010:
        ( \{en,A,B,C\} == 4'b1010) ? 8'b0000_0100 :
        (\{en,A,B,C\} == 4'b1011)? 8'b0000_1000:
        (\{en,A,B,C\} == 4'b1100)?8'b0001_0000:
        ( {en,A,B,C} == 4'b1101) ? 8'b0010_0000 :
        ( {en,A,B,C} == 4'b1110) ? 8'b0100_0000 :
        ( \{en,A,B,C\} == 4'b1111) ? 8'b1000_0000 :
        8'b0000_0000;
endmodule
# MULTIPLEXER CODE
module mux_2_to_1(out, a, b, s);
                 input a;
                 input b;
                 input s;
                 output reg out;
                 always@(s or a or b)
                        case(s)
```

1'd0: out = a;


1'd1: out = b;

endcase


endmodule

## # Screenshots

1.



2.



3.

