# CS 226/225 MINI PROJECT PART A LAB REPORT

NAME: ADARSH KUMAR CHAUDHARY

**ROLL: 1701CS01** 

## FULL ADDER USING HALF ADDER

## PROBLEM STATEMENT


DESIGN FULL ADDER USING TWO HALF ADDERS AND SIMULATE IT USING VERILOG.

## **SOLUTION**

#### TRUTH TABLES AND DIAGRAMS:


#### HALF ADDER:

A	В	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1
		- 1	



#### FULL ADDER:

A	В	C	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



## HALF ADDER CODE: //Declare the ports of Half adder module module half adder( Data in A, Data in B, Data out Sum, Data out Carry ); //what are the input ports. input Data in A; input Data in B; //What are the output ports. output Data\_out\_Sum; output Data out Carry; //Implement the Sum and Carry equations using Verilog Bit operators. assign Data\_out\_Sum = Data\_in\_A ^ Data\_in\_B; //XOR operation assign Data out Carry = Data in A & Data in B; //AND operation

#### Endmodule

## FULL ADDER CODE: module full adder(

```
Data in A, //input A
Data in B, //input B
Data in C, //input C
Data out Sum,
Data out Carry
);
//what are the input ports.
input Data in A;
input Data in B;
input Data in C;
//What are the output ports.
output Data out Sum;
output Data_out_Carry;
//Internal variables
wire ha1_sum;
wire ha2 sum;
wire hal carry;
wire ha2 carry;
wire Data out Sum;
wire Data out Carry;
```

```
//Instantiate the half adder 1
half adder hal(
.Data_in_A(Data_in_A),
.Data_in_B(Data_in_B),
.Data out Sum(ha1 sum),
.Data out Carry(hal carry)
);
//Instantiate the half adder 2
half adder ha2(
.Data in A(Data in C),
.Data in B(ha1 sum),
.Data out Sum(ha2 sum),
.Data out Carry(ha2 carry)
);
//sum output from 2nd half adder is connected to full adder output
assign Data out Sum = ha2 sum;
//The carry's from both the half adders are OR'ed to get the final carry./
assign Data out Carry = hal carry | ha2 carry;
```

endmodule

```
TEST BENCH CODE:
module tb fullAdd;
// Inputs
reg Data in A;
reg Data in B;
reg Data in C;
// Outputs
wire Data out Sum;
wire Data out Carry;
// Instantiate the Unit Under Test (UUT)
full adder uut (
.Data in A(Data in A),
.Data_in_B(Data_in_B),
.Data_in_C(Data_in_C),
.Data_out_Sum(Data_out_Sum),
.Data out Carry(Data out Carry)
);
initial begin
//Apply inputs. 8 combinations of inputs are possible.
//They are given below.
```

```
Data_in_A = 0; Data_in_B = 0; Data_in_C = 0; #100;

Data_in_A = 0; Data_in_B = 0; Data_in_C = 1; #100;

Data_in_A = 0; Data_in_B = 1; Data_in_C = 0; #100;

Data_in_A = 0; Data_in_B = 1; Data_in_C = 1; #100;

Data_in_A = 1; Data_in_B = 0; Data_in_C = 0; #100;

Data_in_A = 1; Data_in_B = 0; Data_in_C = 1; #100;

Data_in_A = 1; Data_in_B = 1; Data_in_C = 0; #100;


Data_in_A = 1; Data_in_B = 1; Data_in_C = 0; #100;

Data_in_A = 1; Data_in_B = 1; Data_in_C = 1; #100;
```

end

#### Endmodule

### IMAGE OF SIMULATION ON MY PC:



## Critical Analysis:

This assignment familiarizes with describing computer architectural blocks in Verilog Hardware Description Language (HDL). This question can be directly implemented by making full adder only using behavioural or structural approach but implementing using module of half adder teaches using different modules for a single implementation which is necessary for solving more complex problems. Also it reduces the chances of error.