Divide by 32 asynchronous UP counter EE210P - Digital System Design


By Adarsh Santoria B21176

Abstract—This report demonstrates the operation of Divide by 32 asynchronous UP counter using combinations of J K Flip Flops . Verilog language, which is a Hardware Descriptive Language (HDL), is used to describe the low level hardware, on Xilinx Vivado.

I. INTRODUCTION

A. J K Flip Flop

This simple JK flip Flop is the most widely used of all the flip-flop designs and is considered to be a universal flip-flop circuit. The two inputs labelled "J" and "K" are not shortened abbreviated letters of other words, such as "S" for Set and "R" for Reset, but are themselves autonomous letters chosen by its inventor Jack Kilby to distinguish the flip-flop design from other types.




The truth table is displayed bellow -

	Clock	Input		Output		Description
same as for the SR Latch	Clk	J	К	Q	Q	Description
	Х	0	0	1	0	Memory no change
	Х	0	0	0	1	
		0	1	1	0	- Reset Q » 0
	×	0	1	0	1	
	-↓_	1	0	0	1	- Set Q » 1
	X	1	0	1	0	
toggle action	-↓_	1	1	0	1	- Toggle
	-_	1	1	1	0	

B. Asynchronous UP counter

In asynchronous/ripple counter output of the first flip-flop is provided as the clock to the second flip-flop i.e flip-flop(FF) are not clocked simultaneously. Circuit is simpler, but speed

is slow. When two FFs are connected in series and output of one FF is act as clock for 2nd FF. So the state of 2nd FF will change only when output and 1st FF is logic 1 and falling edge occur. The output frequency of Q1 is f/4(if f is clock frequency). It can generate 4 different unique states. This is known as divide by 4 circuits or mod 4 ripple counter. The circuit diagram for 3-bit is displayed here-



The general mechanism table for 3-bit up counter is displayed bellow -


State	Q_2	Q ₁	Q_0
0	0	0	0
1	0	0	1
2	w electricalt	1 echnology or	₂ 0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1


In code we deal with 5-bit (divide by 32) upcounter.

II. SYNTHESIS AND SIMULATIONS


REFERENCES

[1] Schematic Diagram of UP Counter





[2] Test Bench Waveform



III. CONCLUSION

We build a UP counter which starts from 0 and ends at 31 counting up with the help of combinations of J K negative-edge Flip Flops.

REFERENCES

[1] Digital Design by Morris Mano