

Low Power VLSI Design

need for low power VLSI chips


VLSI chip types

- Semi custom
- Full custom
- ASIC - Application Specific IC.

$\left\{ \begin{array}{l} \text{full customised} \\ \rightarrow \text{starting from scratch} \end{array} \right.$ level
 $\left\{ \begin{array}{l} \text{semi custom} \\ \rightarrow \text{already predefined library available} \end{array} \right.$
 ASIC : EX: μ controller, μP .

EX: CMOS Inverter

schematic :-



Q. why do we need low power?

- demand by applications (more features)
- low cost
- portability
- circuit complexity (has to be minimum)

$\left\{ \begin{array}{l} \rightarrow \text{Power} \\ \rightarrow \text{Area (has to be MIN)} \end{array} \right.$ (area of \propto cost of wafer manufacturing)

* 80nm technology

* when the tech is scaled down (from 180nm \rightarrow 80nm) some problems arise.

dominant problem \rightarrow "interconnect problem".

- \rightarrow interconnect b/w device to device
- \rightarrow when devices are cascaded, more delay and more power, lkt becomes complex, as interconnect becomes more.

leakage current - exists where a device in - diode / transistor
 \rightarrow $R \cdot B \rightarrow V > V_{th}$ \Rightarrow Reverse saturation I
 actually its very small.

S/O of MOSFET \rightarrow also results in leakage current.

* Static Power \rightarrow always represents leakage P

$\boxed{\text{Static } P = V_{dd} I_{dd}}$ \rightarrow it is MAXIMUM when
MAX I (Current) occurs
in the circuit

* Low power ckt is mainly concentrated on _____ power

* Leakage I \equiv Reverse biased current

* Power, Area and speed

Reduce the area - Device geometry
 \rightarrow high speed.

low power, but speed is also low.

* Device parameter

\rightarrow Technology \rightarrow what is Requirement?
 $\left\{ \begin{array}{l} \rightarrow \text{Power supply requirement} \\ \rightarrow \text{Area} \\ \rightarrow \text{metal interconnect layers} \end{array} \right. \leftarrow \text{depends on}$

* Different technologies levels :-

\rightarrow ckt level \rightarrow logic level \rightarrow software level

\rightarrow system level/architectural level

\rightarrow Adiabatic Power

Power analysis tools - SPICE tool

~~Estimate~~
Probabilistic model

Power dissipated = Static P + Dynamic P

$$P = P_{dc} + P_{dissipation}$$

only hand ordinance → dynamic power
↓ ckt behaviour

$$P_{diss} \propto \text{Cont } V_{dd}^2 f$$

$$P_{dc} = V_{dd} I_{dd}$$

power planning → power has to be ~~perf~~ pre defined at the top level.
and designed for that power in the back end.

19/1/2020

→ "moore's law".

→ low power design at the front end.

→ As channel length (L) decreases, the threshold voltage starts varying.

(when L is large, the V_{th} remains constant).

→ ~~low~~ P consumption may affect the environment as it draws energy.

→ computer requires more energy → electricity

→ Identification of the power is imp for optimization (power source)

→ Power analysis tools are available.

→ MAX power dissipated → short ckt

→ power consumption is due to:

- static
- dynamic

→ \rightarrow sw event
→ capacitance
→ short circuit
→ logic swing

→ Sources of power consumption

$$P = P_{dc} + P_{dyn}$$

static P
dynamic power

$$P = V_{DD} I_{DD}$$

$$P_{dyn} = \text{Cont } V_{DD}^2 f$$

(due to switching event) → $P_{dyn} \propto \text{Cont } V_{DD}^2 f$

* Speed, Power & Frequency :-
 circuit delay device performance.

delay \uparrow

\downarrow freq \downarrow

delay \downarrow

\downarrow freq \downarrow

\rightarrow delay \downarrow speed \uparrow frequency \uparrow power \uparrow performance \downarrow

* $P \propto \text{speed}$

* area \propto density \propto integration \propto power consumption

$$\left. \begin{array}{l} R_n, R_p \\ \beta_n, \beta_p \end{array} \right\}$$

$$R_p = \frac{1}{\beta_p (V_{DD} - |V_{TP}|)}$$

$$R_n = \frac{1}{\beta_n (V_{DD} - |V_{TN}|)}$$

$$C_{\text{int}} = C_{\text{FET}} + C_{\text{load}}$$

internal FET contribution

\downarrow
 can be reduced
 by increasing the
 'd'. ($C \propto \frac{1}{d}$)

$$C = \frac{\epsilon A}{d}$$

d : thickness b/w the metal plates.

Technology scaling :-

180 μm

1.2 V

18 nm

0.2 V

(specific technology is designed for specific power)

* Problem occurred due to scaling:-

- leakage P is also called as ~~leakage~~ I_{BO} //
- Gate induced drain leakage current - I_{GIDL}
- punch through effect
- short channel effect

System Level

* Levels of abstraction :-

EXPECTED

System
Algorithm
Architecture
Circuit/Logic
Technology

- partitioning, power driven power state
- complexity, concurrency, regularity, locality
- parallelism, pipelining, redundancy, data encoding
- logic state + manipulation
- transistor sizing
- energy recovery
- threshold reduction, sense
- threshold ~~device~~ ^{recovery}, energy recovery

* ICL low power methodology requires optimization at all levels of abstraction.

① Technology

→ Threshold Reduction → V_{DD}

0.12 μm - 6 Metal (1.2V, 2.2V)

0.18 μm - 6 Metal (0.8V, —)

② Ckt/Logic

→ Transistor resizing, ordering, logic in ckt,

③ Architecture

→ Hcl operation, synchronisation

④ Algorithm

→ try to reduce complexity of algorithm

⑤ System

→ fully functional subsystem → parts of the system

β_n } device
 β_p } transconductance.

(mobility factor depends on concentration)

$$\beta_n = k'_n \left(\frac{w}{L} \right)_n$$

$k_n, k_p \rightarrow$ processing parameters

\rightarrow keep it constant

$$\beta_p = k'_p \left(\frac{w}{L} \right)_p$$

$\mu_n, \mu_p \rightarrow$

$$k_n = \mu_n C_{ox}$$

$$k_p = \mu_p C_{ox}$$

} processing parameter

$\left(\frac{w}{L} \right)$ is varied according to requirement

2/2/2020

Physics of power dissipation :-

Technology

Si based technology

- semiconductor
 - crystalline structure
 - mobility
- related to device physics

current voltage relation of the device

V_{gs} - gate to source voltage

$q^{\wedge} \rightarrow$ physics of device \rightarrow mobility
 \rightarrow temp
 \rightarrow current
 \rightarrow power

How do you optimise the power?

- \rightarrow device structuring
- \rightarrow -n preordering
- \rightarrow -n prestructuring

note :
 device architecture/structure has an impact on device power

device modelling \rightarrow related to physics
 \rightarrow linear
 \rightarrow parallel.

FET is always modelled as.

$$V_m \propto \frac{V_{dd}}{2}$$

mid pt. vty.

$$\frac{V_m \beta_m}{\beta_p} = \text{device transconductance}$$

power consumption also depends on - service geometry

aspect ratio = $\left(\frac{w}{L}\right)$ ratio

dominant issue:
leakage current \uparrow

size \downarrow \rightarrow channel length \downarrow

\rightarrow ultra-deep sub-micron technology

\rightarrow {long channel and short channel effect}

what factors affect? \rightarrow

\rightarrow orientation of the device \rightarrow also matters.

dynamic power dissipation in CMOS:-

$$P_{dyn} = C_{out} V_{DD}^2 f$$

P_{dyn} — arbitrary gate

dynamic power depends on the logic transition of the CMOS device.

when the C_{out} is connected to the inverter.

\rightarrow always, the current to charge.
(for a path for)

\rightarrow keeps on charging & discharging

\Rightarrow there is a short ckt from $V_{DD} \rightarrow GND$.

$$C_{out} \uparrow \quad C_{out} = C_{fs} + C_i$$

\rightarrow more delay.

* So 'power consumption' is min if we \downarrow the ' C_{out} '

* Power \rightarrow 1st concern

Speed \rightarrow 2nd concern.

Cost \rightarrow 3rd concern.

\rightarrow As freq \uparrow , P_{dyn} \uparrow .

\rightarrow Also depends on input logic transition.

\rightarrow Area.

\rightarrow Temperature

\rightarrow V_{DD}

\rightarrow Gate sizing

\rightarrow selection of the insulating layer

\rightarrow Transistor series & gate oxide thickness

issues
related
to power
(dynamic)

→ Transistor sizing and gate oxide thickness t_{ox} (called as t_{ox})

↓
→ device geometry

$(\frac{W}{L})$

→ parasitic $R \uparrow$, delay \uparrow , $P_{dyn} \uparrow$

→ parasitic C

→ MOSFET sizing/resizing

channel $L \uparrow \Rightarrow$ area \uparrow \Rightarrow Trans cat area $\uparrow \Rightarrow$ Consumption \uparrow

short channel
* $t_{ox} \downarrow \Rightarrow$ more leakage & Von Staats charging prob

$t_{ox} \rightarrow$ defined during manufacture
→ affects $C_{ox} = \frac{\epsilon_0 \epsilon_r}{t_{ox}}$

→ change the dielectric to improve operational P

* OLED \rightarrow high cost \rightarrow delicate \rightarrow high resolution
 \rightarrow high quality ~~materials~~

OTFT \rightarrow organic thin field effect transistor

Impact of tech scaling: \rightarrow (nm scaling)
1 $\mu m \rightarrow$ nm (moore's law)

32 \rightarrow 12 nm

"auto secured" \rightarrow app connected to \rightarrow predictors \rightarrow diagnosis \rightarrow check
→ uses higher end processor.

12/2020


UNIT-2

Low power design at Circuit & logic level

latches and Flip flop

latch \Rightarrow not synchronised clock. \Rightarrow It is a mem element.

flipFlop \Rightarrow mem ele / reg synchronised with clock.



\rightarrow Feedback \rightarrow makes sure to hold the information
 \rightarrow low power memory is in demand.

* RS Latch :-



Truth table :-

R	S	Q_{n+1}
0	0	Q
0	1	1
1	0	0
1	1	X


Q_n	Q_{n+1}	R	S
0	0	0	0
0	1	0	1
1	0	1	0
1	1	0	0

RS latch using NAND gate :-

NOR GATE :-



Gate level description



* Switch level / Fab level. \rightarrow 'IC'

\rightarrow Placement and routing, Planning \rightarrow chip \rightarrow determines consumption

* Gate & Transistor

Gate \rightarrow build from transistor
 \rightarrow


Q. Diff b/w Gate & Transistor

\rightarrow Switch level

SR ^{latch} ~~FF~~ using MOSFETS.


requires 8 Transistor [4 for each nand gate]

~~Design a memory cell.~~




\leftarrow stores some information
 \leftarrow using cascaded not gates

* D latch :-



* Master-slave D FF :-



12 trans required

$$Y = A(B+C) + D$$

AOE } 2 styles → also determines Power Consumption
 OAI }


* ASIC

tools used
 Cadence/etc.

* Power simulation tools

→ analog design is more complicated than digital design


* High capacitance needed :-



fn of C :
 stores charge

$$Q = CV$$

$$E = \frac{1}{2} CV^2$$



→ lower consumption → more dominant on C


Battery life → depends on Technology & usage

Capacitor


- Parasitic capacitance
- electrolytic - n
- Intrinsic (inter node) - n
- Ceramic - n
- Bulk capacitance
- Node capacitance

Node capacitance → comes based on structuring of the mosfets


C_{GS} (gate, source)
 C_{GD} (gate, drain)
 C_{GP} (gate, p-channel)
 C_{DP} (drain, p-channel, sub)



* Intra node capacitance



in Series




in parallel

$$C = \frac{A \epsilon_0 \epsilon_r}{d}$$

ϵ - permittivity

A - Area

d - distance b/w the plates



capacitor coupling is required for isolation purpose.

- * Device structuring & modelling introduces capacitor
- * Analysis of capacitance \rightarrow done using Elmore's delay model

per 1st internal

15/2/2020

Low Power digitised library :-

AOT \rightarrow Basic unitary
OAT

PLA - Programmable logical array.

Customised application \rightarrow for specific appl.
designed at certain low power design.

Reordering (Reorganisation) of cells \rightarrow placement of cells

& Restructuring \rightarrow w.r.t to cell dimensions

(not same)

Reordering of cell :-

- \rightarrow sometimes multiple vdd are needed.
- \rightarrow Placement of vdd, vss matters.
- \rightarrow done properly done, can consume less power.

placement of vdd, vss, consumes less power

(internal dimension)

- * Signal gating
 - ↳ basically it is an input source
 - ↳ very imp for output response.
 - 'power spikes' \rightarrow power consumption
- * Types of sig gating \rightarrow also imp
 - \downarrow
 - ↳ determining P consumption
- The style of connecting the input \rightarrow P Conc

Ex: * ALU

- \rightarrow data synchronisation \rightarrow using clock.
- sig transfer from 1 stg to another stg.

* Threshold voltage (V_{th}) \rightarrow sig gating depends on V_{th}

\rightarrow effects power consumption

* role of sig gating :

- \rightarrow Reduce noise
- \rightarrow Reduce power consumption

$\left\{ \begin{array}{l} P \text{ also depends} \\ \text{on} \\ \text{noise} \end{array} \right.$

* In opamp \rightarrow even if $i/p = 0V$, the o/p will have noise
to correct it \rightarrow offset voltage is given

* Logic/signal encoding :

FSM

- \rightarrow no of states \propto power consumption
- \rightarrow Graphical method \rightarrow demonstrates opn of on the ckt
- optimization \rightarrow logical methods to optimise.
- TT, Kmap are used to reduce no of states