


CPU

Interupciones

Output

Input



1w mem dato → reg
 op mem reg
 sw reg → mem dato
 op reg mem