

Official Pin Map: CPLD Hardware Debugger

This document maps the Verilog ports in `top_level.v` to the physical pins on the **Helium v1.1** board. This is the "source of truth" for the Quartus Pin Planner.

Reference: Helium User Manual, Pages 5-6.

Function	Verilog Port Name	Helium Board Label	CPLD Pin #
Clock	<code>clk_1hz</code>	Onboard Clock	43
Global Reset	<code>reset_button</code>	SW3	6
Mode Switch	<code>mode_switch</code>	SW1	4
FSM Input [0]	<code>fsm_input_x[0]</code>	SW2	5
FSM Input [1]	<code>fsm_input_x[1]</code>	SW4	8
Step Button	<code>step_button</code>	SW8	14
FSM Output [0]	<code>fsm_output_z[0]</code>	LED8	33
FSM Output [1]	<code>fsm_output_z[1]</code>	LED7	31
7-Seg 'a'	<code>segments_out[0]</code>	External I/O	16
7-Seg 'b'	<code>segments_out[1]</code>	External I/O	18
7-Seg 'c'	<code>segments_out[2]</code>	External I/O	19
7-Seg 'd'	<code>segments_out[3]</code>	External I/O	34
7-Seg 'e'	<code>segments_out[4]</code>	External I/O	37
7-Seg 'f'	<code>segments_out[5]</code>	External I/O	39
7-Seg 'g'	<code>segments_out[6]</code>	External I/O	40
(Unused)	-	SW5, SW6, SW7	(9, 11, 12)
(Unused)	-	LED1 - LED6	(24-29)

•
•
•
•
•
•
•
•