

(H)




Fig 6 Transfer Characteristics

It can be observed from figure 7 that the collector current flows for negative values of the collector-base voltage when the emitter current is zero. This current is the minority charge carrier current that passes across the collector-base junction and is known as the Collector leakage current  $I_{cbo}$ .

### Common Emitter Static Characteristics




Figure 8: The Common emitter Input Characteristics:  
 This shows the way in which the base current varies with change in the base-emitter voltage when the collector-emitter voltage is held constant.

I




Fig 7 Output Characteristics

Fig 7 output characteristics  
\* (for Common base Static Characteristics)




Fig 8 Transfer Characteristics.

Figure 8 is the Common emitter Transfer Characteristics which shows how the collector current changes with changes in the base current.

The slope of this characteristics gives the current gain of the transistor in this configuration.




Fig 9 Output Characteristics

Figure 9 Shows the Common-emitter output characteristics which illustrates the changes that occur in collector current with changes in collector-emitter voltage for constant value of base current.

\* (for Common emitter Static Characteristics)



(J)

The characteristics enables us to obtain the output resistance given by  $R_o = \Delta V_{ce} / \Delta I_c$ .

It can be seen from figure 9 that collector current flows even when the input or base current is zero. This current is the Common-emitter Leakage Current ( $I_{CEO}$ ).

### BIASING TECHNIQUES

The analysis or design of a transistor amplifier requires knowledge of both the dc and ac response of the system. The dc level of operation of a transistor is controlled by a number of factors including the range of possible operating points on the device characteristics.

\* The term Biasing means the application of dc voltage to establish a fixed level of current and voltage which in turn will establish the operating point. Since the operating point is a fixed point on the characteristics, it is also called the quiescent point (abbreviated Q-point).



(K)

## Fixed Bias Technique

This provides a straight forward and simple method of establishing the Q-point. Considering the base-emitter junction, we obtain

$$V_{cc} = I_B R_B + V_{be} \text{ so that } I_B = \frac{(V_{cc} - V_{be})}{R_B}$$

Similarly, for collector emitter loop, we obtain

$$V_{cc} = I_C R_C + V_{ce} \text{ or } V_{ce} = V_{cc} - I_C R_C.$$




fig 10 Fixed bias circuit

given that the transistor is silicon.

Solution

$$I_{BQ} = \frac{(V_{cc} - V_{be})}{R_B} = \frac{(12 - 0.7)}{240 \times 10^3} = 47.08 \mu A$$

$$I_{CQ} = \beta I_{BQ} = 50 (47.08 \times 10^{-6}) = 2.35 \text{ mA}$$

$$V_{ceQ} = (V_{cc} - I_{CQ} R_C) = 12 - (2.35 \times 10^{-3} \times 2.2 \times 10^3) = 6.83 \text{ V}$$

$$V_{BB} = V_{be} = 0.7 \text{ (since the transistor is silicon and } V_{ee} = 0)$$

$$V_{BC} = V_{BB} - V_{ce} = (0.7 - 6.83) = -6.13 \text{ V}$$

The negative sign indicates that the junction is reverse biased.

Example: For the fixed bias configuration shown in figure 10

$$R_B = 240 \text{ k}\Omega, R_C = 2.2 \text{ k}\Omega$$

$$V_{cc} = 12 \text{ V and } \beta = 50. \text{ Determine}$$

$$I_{BQ}, I_{CQ}, V_{ceQ}, V_{BB} \text{ and } V_{BC}$$

(L)

## Emitter Stabilized Bias Circuit




Fig 11 Emitter Stabilized Bias

Figure 11 shows the circuit of an emitter stabilized bias, the circuit contains an emitter resistor to improve the stability level over that of the fixed bias configuration.

$$\text{Here } V_{cc} = I_B R_B + V_{be} + I_E R_E$$

$$\text{But } I_E = (\beta + 1) I_B \therefore V_{cc} = I_B R_B + V_{be} + (\beta + 1) I_B R_E$$

$$I_B = \frac{V_{cc} - V_{be}}{R_B + (\beta + 1) R_E}$$

Considering the collector emitter loop, we obtain

$$V_{cc} = I_C R_C + V_{ce} + I_E R_E = I_C R_C + V_{ce} + I_C R_E \text{ since } I_C \approx I_E$$

$$V_{cc} = V_{ce} + I_C (R_C + R_E) \text{ or } V_{cc} = V_{ce} - I_C (R_C + R_E)$$



(M)

## Voltage Divider Bias Circuit

In the previous bias configurations, the bias current  $I_{CQ}$  and voltage  $V_{CEQ}$  were a function of the current gain ( $\beta$ ) of the transistor. However since  $\beta$  is temperature sensitive, it is necessary to develop a bias circuit that is independent of  $\beta$ , as in Figure 12 below.




Fig 12 Voltage Divider Bias

Here let  $R_t = \frac{R_1 R_2}{R_1 + R_2}$

$$V_t = \frac{R_2 V_{CC}}{R_1 + R_2} = V_{R2}$$

$$I_B = \frac{V_t - V_{BE}}{R_t + (\beta + 1) R_E} \quad \text{and} \quad V_{CE} = V_{CC} - I_C (R_C + R_E)$$

If the circuit parameters are properly chosen, the resulting levels of  $I_{CQ}$  and  $V_{CEQ}$  can almost be independent of  $\beta$ .

(11)

Example

for the emitter bias circuit shown in figure 11, determine  $I_B$ ,  $I_C$ ,  $V_{ce}$ ,  $V_c$ ,  $V_e$ ,  $V_B$  and  $V_{bc}$ , given that  $\beta = 50$

Solution

$$I_B = \frac{V_{cc} - V_{be}}{R_B + (\beta + 1)R_e} = \frac{20 - 0.7}{430 \times 10^3 + (51)(10^3)} = 40.1 \mu A$$

$$I_C = I_B \beta = 50 (40.1 \times 10^{-6}) = 2.01 \text{ mA}$$

$$V_{ce} = V_{cc} - I_C (R_c + R_e) = 20 - (2.01 \times 10^{-3}) (2 \times 10^3 + 10^3) \\ = 20 - 6.03 = 13.97 \text{ V}$$

$$V_c = V_{cc} - I_C R_c = 20 - (2.01 \times 10^{-3}) (2 \times 10^3) = 20 - 4.02 = 15.98 \text{ V}$$

$$V_e = V_c - V_{ce} = (15.98 - 13.97) \text{ V} = 2.01 \text{ V}$$

$$V_B = V_{be} + V_e = (0.7 + 2.01) \text{ V} = 2.71 \text{ V}$$

$$V_{bc} = V_B - V_c = (2.71 - 15.98) \text{ V} = -13.27 \text{ V}$$



6

### Example

Determine the dc bias voltage  $V_{ce}$  and the current  $I_c$  for the circuit of figure 12 given that  $R_1 = 39 \text{ k}\Omega$

$R_2 = 3.9 \text{ k}\Omega$ ,  $R_c = 10 \text{ k}\Omega$ ,  $R_e = 1.5 \text{ k}\Omega$ ,  $V_{cc} = 22 \text{ V}$  and  $\beta = 140$

Solution

$$R_t = \frac{R_1 R_2}{R_1 + R_2}$$

$$= \frac{(39 \times 10^3)(3.9 \times 10^3)}{(39 + 3.9)10^3} = 3.55 \text{ k}\Omega$$

$$V_t = \frac{R_2 V_{cc}}{R_1 + R_2} = \frac{(3.9 \times 10^3 \times 22)}{(39 + 3.9)10^3} = 2 \text{ V}$$

$$I_B = \frac{(V_t - V_{be})}{R_t + (\beta + 1)R_e} = \frac{2 - 0.7}{(3.55 \text{ k}\Omega) + (141)(1.5 \text{ k}\Omega)} = 6.05 \mu\text{A}$$

$$I_c = \beta I_B = 140(6.05 \times 10^{-6}) = 0.85 \text{ mA}$$

$$V_{ce} = V_{cc} - I_c(R_c + R_e)$$

$$= 22 - (0.85 \times 10^{-3})(10 \times 10^3 + 1.5 \times 10^3)$$


$$= 12.22 \text{ V}$$



# Design of Operational Amplifiers

①

Structure of Op Amp:



This diagram is a DC amplifier, with DC coupling between the stages. It uses a positive supply rail of Voltage  $V_{cc}$  and a negative rail of Voltage  $-V_{cc}$  so that the output signal can swing both positive and negative with respect to 0V.


Typical supply voltage range from  $\pm 2V$  to  $\pm 18V$ . The input stage is a difference amplifier. IC op amps have a high input resistance of  $1M\ \Omega$  in some types, and many mega ohms in others. This stage is designed to operate at low current so as to optimize its noise performance. Its voltage gain is typically 5-10.



The second stage has the highest voltage gain. This stage has the lowest cut-off frequency. The final stage is the output stage; it is a form of Voltage follower with a voltage gain of one. Its output resistance is relatively low; typically  $100\Omega$  or so.

The operating currents of the three stages of the amplifier are in the order of  $100\mu A$  for the Input stage,  $1mA$  for the Second stage, and  $10mA$  for the output stage. The constant current sources supply operating current to the input stage and the output stage.

### Differential Pair Input Stage



This figure shows a simple differential pair, using BJTs. The two transistors of the differential pair are  $T_1$  and  $T_2$ . The operating point is set by both inputs at 0V.



Because of the circuit symmetry, the two emitter currents are then equal (assuming identical transistor characteristics). These make up the current  $I_E = 100 \mu A$  which is provided by the current source, so each emitter current is  $50 \mu A$ . For the best noise figure, bipolar transistors should be chosen with a high current gain at low collector current; and operated at  $50 - 100 \mu A$ . Hence the choice for the input stage.

Using the operating current and supplies of  $\pm 10V$ , we assume use of bipolar transistors with current gain values of  $\beta_{FE} = \beta = 200$ , with  $V_{BE} = 660 mV$  at  $1 mA$ . Op amp is usually used with negative feedback to determine its gain and frequency response, and to stabilize its output operating point close to  $0V$ .

What value of  $V_{BE}$  should be assumed for  $T_1$  and  $T_2$ ?

A value of  $580 mV$  should be assumed for the base emitter voltages of  $T_1$  and  $T_2$  so, with both inputs set to  $0V$ , the emitters have a voltage of  $-580 mV$ .

The resistor  $R_2$  has the voltage  $V_{BE}$  of  $T_3$ , say  $660 mV$ , across it, since  $T_3$  operates at  $1 mA$ .  $R_2$  carries the collector current of  $T_2$ , which is  $50 \mu A$ , less the base current of  $T_3$  which is  $1 mA / 200 = 5 \mu A$ . So

$$R_2 = 660 mV / 45 \mu A$$

$$\approx 14.7 k\Omega.$$



To find the low frequency Voltage gain

Consider the case of a differential input signal of amplitude  $V_{in}$ . The non Inverting input (of the whole op amp) is at the base of  $T_2$ , and the Inverting input at base of  $T_1$ .

When the differential signal is applied, the signal at  $T_2$  base is  $V_{in}/2$ , and that at  $T_1$  base is  $-V_{in}/2$ .

So a positive value of  $V_{in}$  causes the emitter current of  $T_2$  to increase, and that of  $T_1$  to decrease.

The changes in emitter currents are equal and opposite.

Assume small signals, so that the circuit operates linearly and so the corresponding changes in the base-emitter voltages are equal and opposite, and the emitter voltage remains fixed at about  $-580\text{mV}$ .

Thus, each transistor acts as if it were a grounded emitter amplifier, since its emitter voltage is at 0V as far as signals are concerned. For a conventional grounded emitter amplifier, the output voltage for an input  $V_1$  is

$$V_2 = -g_m R_L V_1$$



The effective load resistance is  $R_{eff}$ , which is  $R_2$  in parallel with  $r_i$  of  $T_3$ , and the effective input voltage is  $V_{in}/2$ .

So the signal at  $T_2$  collector is

$$V_2 = -g_m R_{eff} V_{in}/2$$

the low frequency voltage gain  $A_1$  is

$$\begin{aligned} A_1 &= \frac{V_2}{V_{in}} \\ &= -\frac{1}{2} g_m R_{eff} \end{aligned}$$

In this case,  $g_m = 40V^{-1} \times 50\mu A = 2mS$ .

Since  $T_3$  operates at  $1mA$ , its  $r_e$  is  $25mV/1mA = 25\Omega$

and  $r_i = h_{fe} r_e = 200 \times 25 = 5K\Omega$

So  $R_{eff} = 14.4K\Omega \parallel 5K\Omega \approx 3.7K\Omega$

The gain has the value

$$\begin{aligned} A_1 &= -\frac{1}{2} \times 2mS \times 3.7K\Omega \\ &= -3.7 \end{aligned}$$