## Xilinx ML Suite

Amay Churi

Suprajith Suresh Hakathur


### Highlights:

- ML Suite delivers low-latency, high-throughput, and power-efficient machine learning inference for real world applications.
- 2018 Vision Product of the Year award for the best cloud technology at the **Embedded Vision Summit.**

### ML Suite has:

- xDNN IP High Performance general CNN processing engine.
- xfDNN Middleware Software Library and Tools to Interface with ML Frameworks and optimize them for Real-time Inference.
- xfDNN Compiler
- xfDNN Quantizer
- ML Framework Caffe, Tensorflow.

3



### **ML Framework**

ML Suite Supports following frameworks:

- CaffeTensorflowKerasMXNetDarkNet

# xfDNN Middleware

- High-performance software library with a well-defined API.
- Acts as a bridge between deep learning frameworks (Caffe, TF) and xDNN IP running on an FPGA.
- It requires a system running SDAccel reconfigurable acceleration stack compliant system.
- SDAccel environment provides a compiler, a debugger and a profiler.
- Supports standard OpenCL APIs.
- xfDNN Quantizer enables fast, high-precision calibration to lower precision deployments to INT8 and INT16.

9


# xfDNN Middleware

- Provides tools for network optimization by
- Fusing layers
- Optimizing memory dependencies in the network
- Pre-scheduling the entire network removing CPU host control bottlenecks 0

## xfDNN Compiler

- Compiler interfaces with ML Frameworks to read deep learning networks (Graph).
- Cleanup to produce unified dataflow graph.
- Basic optimizations, node merging, memory optimization.
- DDR static vs dynamic scheduling.
- Partitioning, Parallelism.







Streaming optimized for URAM

# Network Optimization by fusing layers

# Merging Layers: Convolution + BN + Scaling




After Completion of optimization per layer, entire network in optimized for deployment in "One-shot" execution flow.



- Performs a technique of quantization known as recalibration.
- Allows you to maintain the accuracy of the high precision model.
- It calculates the dynamic range of the model and produces scaling parameters recorded in a json file.
  - Does not require full retraining of the model.
- These parameters are used by the xDNN overlay during execution of the network/model.





 $\circ$ 

#### ADNN IP

- xDNN IP cores are high performance general CNN processing engines.
- Accepts a wide range of CNN networks and models.
- There are two configurations available (28x32 and 56x32 DSP Array).
- The 28x32 configuration, also referred to as medium, is optimized for higher throughput.
- The 56x32 kernel is optimized for larger models and delivers lower latency.



#### Adaptable

- > Al algorithms are changing rapidly
  - > Adjacent acceleration opportunities
- > 10x Low latency than CPU and GPU Realtime

DOR

**V**DNN

NNOx

- > Data flow processing
- Efficient

PCIE

Platform

NNOX


XDNN X

- > Performance/watt
- > Low Power

### **xDNN Overlay**

- xDNN provides Overlay to combine multiple xDNN IP kernels.
  - An overlay is an FPGA binary with multiple xDNN IP kernels.
    - It helps in necessary connectivity for on board DDR channels.

16



The final layers of the network (Fully connected, Softmax) are run on the CPU, as those layers are not supported by the FPGA

### Thank You.