
# Routing Kernels

Suprajith Suresh Hakathur

#### Motivation

Lots of kernels in our design to realise different layers




Amount of data transferred between these kernels: HUGE!

#### Motivation


• Can we use global memory for transfers? Extremely inefficient!

```
//Create Buffers for input and output
////////// Exercise 1 Step 2.8
cl::Buffer Buffer_In(mycontext, CL_MEM_READ_ONLY, sizeof(cl_float)*vectorSize);
cl::Buffer Buffer_In2(mycontext, CL_MEM_READ_ONLY, sizeof(cl_float)*vectorSize);
cl::Buffer Buffer_Out(mycontext, CL_MEM_WRITE_ONLY, sizeof(cl_float)*vectorSize);
```

- Take away: Avoid using Global Memory to transfer data between kernels.
- Can we use dedicated channels?
   Leads to inflexible design.



Linear Design




Design closer to our project

Need lots of separate channels running between kernels.

Need to hand code this as we do not have a OpenCL code generator which can do this much of coding for us.

## Alternate solution – Routing Kernels

• Write a separate kernel to move data from source to sink



Star topology

### Routing kernel design

- Simple design paradigm :
  - Data : source → router
  - Router looks at the source "address", sink "address" and amount of data to be "routed"
  - Data : router → sink
- Data is divided into two categories :
  - Data needed by kernels
  - Data needed for "routing"
- Data needed for "routing"
  - Source ID
  - Sink ID
  - Amount of data
- Send Headers to indicate Source, Sink etc? No need! We are working at OpenCL level!

### OpenCL implementation - 1

- \_\_kernel void RoutingKernel(int source , int dest, int Num\_data , int fpga\_ext\_routing)
  - source : Producer's unique ID. Assigned at higher design level
  - dest: Consumer's unique ID.
  - Num\_data: Number of iterations needed to transfer data (eg: at the end of conv layer → dim\_x \* dim\_y \* number\_of\_images\*number\_of\_filters)
  - Fpga\_ext\_routing: Do we need to send the data out of the current FPGA?
    - For scaling purposes
- Need to create two channels between every kernel and the "router"

### OpenCL implementation - 2

- Changes in logic kernels
  - Need to replace writes to Global Memory with
     "write\_channel\_intel(<name of producer to kernel channel>, <output>); "
  - Similarly, replace Global Memory reads with read channel function "input = read\_channel\_intel(<name of router to kernel channel>);"
- Changes in host code
  - Need to separately launch Routing Kernel as soon as we have launched a logic kernel.

#### Resource Utilization

- No clear picture yet. Demo kernels are too small.
  - Tested on SimpleCNN using OpenVINO plugin
  - This design : Almost same resource usage.

Estimated Resource Usage					
Kernel Name	ALUTs	FFs	RAMs	DSPs	MLABs
ConvolutionLayer	21062	31770	286	10	177
FCL_Kernel	24641	43811	647	8.5	373
MaxPool	7685	14926	158	1.5	70
RoutingKernel	2243	2068	0	0	12
Kernel Subtotal	55631	92575	1091	20	632
Global Interconnect	21940	26048	104	0	0
Board Interface	480580	961160	2766	1292	0
Total	558353 (40%)	1081926 (39%)	3979 (44%)	1312 (29%)	634 (77%)
Available	1385660	2771320	8955	4468	0

#### Conclusion

- We need Routing Kernels for flexible design
- Easy to implement at OpenCL level
  - But tedious to code the routing table
- Layer -3 concept but we use it at Layer -2.
   So better to call them "switching kernels"?