
O2-1 Pulse Width Modulation Controlling an output pin without using the CPU Start Overflow, Start Overflow, Start

Pulse Width Modulation

- Using the CPU to toggle an IO pin is a poor use of the CPU
- A 1 GHz process can only toggle at about
 - 100 Hz using the shell, or
 - _____ using a C program
- Many applications could use such a signal
 - · at a higher frequency
 - without using so much of the CPU
- Use PWM hardware

General Purpose Timers

- The DM3730 has 11 general purpose timers
- 4 of which (gpt8-gpt11) can be brought out of the chip and used for pulse width modulation (<u>DM3730TRM page 2689</u>)



Pin MUXing

- Problem: DM3730 has more internal lines than hardware IO pins.
- Solution: IO pins run though a MUX
 - · ...selects which internal lines appear on IO pins
- A pin can have 1 from as many as 8 lines assigned to it
- MUXes are set at boot time*
 - must be set when the kernel boots, or
 - in u-boot
- I couldn't set them during kernel boot with the 2.6.32 kernel, so I used u-boot.

Interfacing with timers

- Standard way to interface with the outside world in Linux is through Kernel Drivers (/sys)
- No standard PWM drivers for the Beagle, though couple have been proposed ([1], [2] and [3])
- A more traditional MCU approach by accessing the memory mapped PWM registers directly using **mmap** in a C program
- Although this approach works, it is really transitional until a standard can be established

Mini Project

 Work up notes on how to do PWM from a shell command by using <u>devmem2</u> to write to the memory mapped registers from a command line

Embedded Software Development for Wireless

How to boot to usb flash drive and use a debian system. How to netboot debian from ubuntu based system.

useful tool – devmem2

rymem2 is a simple utility to read/write to any memory mapped rabons. It is not available in debian etch but I find the source de (fine GRU license) , compiled and run it perfectly on my sbc debian eth environment.

gcc devmen2.c -o devmen2

To use devinen2 to toggle RTS register of the Serial Port 4 to his (RS48S mode).


/devmem2 0xfff(00004 w 0xc000000c1



```
PWM via mmap (dm3730-pwm.c)


int
pwm_open_devmem(void) {
    check_pagesize();
    return open("/dev/mem", O_RDWR | O_SYNC);
}


// The default Linux page size is 4k and the GP timer register
// blocks are aligned to 4k. Therefore it is convenient to just
// assume that pages are aligned there for the purposes of mmap()
// (since mmap only maps aligned pages). This function checks
// that assumption and aborts if it is untrue.
static void
check_pagesize(void) {
    if (getpagesize() != 4096) {
        g_error("The page size is %d. Must be 4096.", getpagesize());
    }
}

Line 93
```









Page 2713 of TRM

Table 16-15. GPTIMER9 to GPTIMER11 Register Summary

Register Name	Type	Register Width (Bits)	Address Offset	Physical Address (GPTIMER9)	Physical Address (GPTIMER10)	Physical Address (GPTIMER11)
TIDR	R	32	0x000	0x4904 0000	0x4808 6000	0x4808 8000
TIOCP_CFG	RW	32	0x010	0x4904 0010	0x4808 6010	0x4808 8010
TISTAT	R	32	0x014	0x4904 0014	0x4808 6014	0x4808 8014
TISR	RW	32	0x018	0x4904 0018	0x4808 6018	0x4808 8018
TIER	RW	32	0x01C	0x4904 001C	0x4808 601C	0x4808 801C
TWER	RW	32	0x020	0x4904 0020	0x4808 6020	0x4808 8020
TCLR	RW	32	0x024	0x4904 0024	0x4808 6024	0x4808 8024
TCRR	RW	32	0x028	0x4904 0028	0x4808 6028	0x4808 8028
TLDR	RW	32	0x02C	0x4904 002C	0x4808 602C	0x4808 802C
TTGR	RW	32	0x030	0x4904 0030	0x4808 6030	0x4808 8030
TWPS	R	32	0x034	0x4904 0034	0x4808 6034	0x4808 8034
TMAR	RW	32	0x038	0x4904 0038	0x4808 6038	0x4808 8038
TCAR1	R	32	0x03C	0x4904 003C	0x4808 603C	0x4808 803C
TSICR	RW	32	0x040	0x4904 0040	0x4808 6040	0x4808 8040
TCAR2	R	32	0x044	0x4904 0044	0x4808 6044	0x4808 8044
TPIR	RW	32	0x048		0x4808 6048	
TNIR	RW	32	0x04C	-	0x4808 604C	-
TCVR	RW	32	0x050	-	0x4808 6050	-
TOCR	RW	32	0x054		0x4808 6054	
TOWR	RW	32	0x058		0x4808 6058	

dm3730-pwm-demo.c

```
dm3730-pwm.c

// Simply a wrapper around mmap that passes the correct arguments

// for mapping a register block. 'instance_number' must be between

// 1 and 12, or errno will be set to EDOM and MAP_FAILED returned.

// Otherwise the return value is that of 'mmap()'.

guint8*

pwm_mmap_instance(int mem_fd, int instance_number) {
    if (instance_number < 8 || instance_number > 11)

{
        errno = EDOM;
        return MAP_FAILED;
    }
    int instance_addr =
        gpt_instance_addrs[instance_number - 8];
    return mmap(NULL, 4096, PROT_READ | PROT_WRITE,
        MAP_SHARED, mem_fd, instance_addr);
}

Line 108
```

dm3730-pwm.c // Calculate the resolution of the PWM (the number of clock ticks // in the period), which is passed to `pwm_config_timer()`. guint32 pwm_calc_resolution(int pwm_frequency, int clock_frequency) { float pwm_period = 1.0 / pwm_frequency; float clock_period = 1.0 / clock_frequency; return (guint32) (pwm_period / clock_period); }

```
PWM Continued

• Frequency is (0xffffffff - TLDR) * clock_frequency
• Duty cycle is (TMAR - TLDR) / (0xfffffffff - TLDR)

Overflow Match Start
```

```
dm3730-pwm-demo.c

// Ramp up and down a bit
  int i;
  for (i = 0; i <= 100; i++) {
      g_print("%3d\n", i);
      pwm_config_timer(gpt10, resolution, i / 100.0);
      pwm_config_timer(gpt11, resolution, i / 100.0);
      usleep(100000);
    }
    sleep(1);
...

pwm_munmap_instance(gpt10);
    pwm_close_devmem(mem_fd);
}</pre>
```

dm3730-pwm.c

```
// Edge condition: TMAR will be set to within two units of the overflow // value. This means that the resolution is extremely low, which doesn't
// vatle. mis means that the testature/
// really make sense, but whatever.
if (0xffffffff - counter_start <= 2) {
    counter_start = 0xffffffff - 2;</pre>
*REG32_PTR(instance, GPT_REG_TCLR) = 0; // Turn off
*REG32_PTR(instance, GPT_REG_TCRR) = counter_start;
*REG32_PTR(instance, GPT_REG_TLDR) = counter_start;
*REG32_PTR(instance, GPT_REG_TMAR) = dc;
*REG32_PTR(instance, GPT_REG_TCLR) = (
```

```
dm3730-pwm-demo.c
 // Ramp up and down a bit
   int i;
   for (i = 0; i <= 100; i++) {
       g_print("%3d\n", i);
       pwm_config_timer(gpt10, resolution, i / 100.0);
       pwm_config_timer(gpt11, resolution, i / 100.0);
       usleep(100000);
   sleep(1);
pwm_munmap_instance(gpt10);
pwm_munmap_instance(gpt11);
pwm_close_devmem(mem_fd);
```