Device Driver GPIO Blinking LEDs from the Kernel

Blinking LEDs from the Kernel

► From: http://derekmolloy.ie/kernel-gpio-programming-buttons-and-leds/



/sys GPIO

bone\$ echo 0 > value

We've seen this before:
bone\$ cd /sys/class/gpio
bone\$ echo 49 > export
export gpio49 gpiochip0 gpiochip32 gpiochip64 gpiochip96 unexport
bone\$ cd gpio49
bone\$ ls
active_low device direction edge power subsystem uevent value
bone\$ echo out > direction
bone\$ echo 1 > value

Kernel GPIO calls

This is much like the /sys interface

```
// check validity of GPIO number (max on BBB is 1
static inline bool gpio_is_valid(int number)
static inline int 'gpio_request(unsigned gpio, const char *label) // allocate the GPIO number, the
static inline int gpio_export(unsigned gpio, bool direction_may_change) // make available via sysfs and
static inline int gpio_direction_input(unsigned gpio) // an input line (as usual, return of 0 is succes
static inline int gpio_get_value(unsigned gpio)
                                                      // get the value of the GPIO line
static inline int gpio_direction_output(unsigned gpio, int value) // value is the state
static inline int gpio_set_debounce(unsigned gpio, unsigned debounce) // set debounce time in ms (plat
static inline int apio_sysfs_set_active_low(unsigned apio, int value) // set active low (invert operat
static inline void apio_unexport(unsigned apio)
                                                      // remove from sysfs
                                                      // deallocate the GPIO line
static inline void gpio_free(unsigned gpio)
static inline int gpio_to_irq(unsigned gpio)
                                                      // associate with an IRO
```

.../include/linux/gpio.h

Interrupts in the Kernel

- LKM driver must register a handler function for the interrupt
- It has the form:

lt is then registered with a merrupt request function:

.../include/linux/interrupt.h

```
#define IRQF TRIGGER NONE
                                 0x00000000
#define IRQF TRIGGER RISING
                                 0 \times 00000001
#define IRQF_TRIGGER_FALLING
                                 0x0000002
#define IROF TRIGGER HIGH
                                 0x0000004
#define IRQF_TRIGGER_LOW
                                 0x0000008
#define IROF TRIGGER MASK
                                 (IRQF TRIGGER HIGH
                                                         IRQF TRIGGER LOW | \
                                  IROF TRIGGER RISING | IROF TRIGGER FALLING)
#define IRQF TRIGGER PROBE
                                 0x0000010
                                             // keep irgs disabled when calling the action handler.
#define IRQF_DISABLED
                                 0x00000020
#define IROF SHARED
                                 0 \times 000000080
                                            // allow sharing the irg among several devices
#define IRQF_PROBE_SHARED
                                            // set by callers when they expect sharing mismatches to occur
                                 0 \times 00000100
#define IROF TIMER
                                            // Flag to mark this interrupt as timer interrupt
                                 0 \times 00000200
#define IRQF PERCPU
                                            // Interrupt is per cpu
                                 0 \times 00000400
#define IRQF NOBALANCING
                                 0x00000800 // Flag to exclude this interrupt from irg balancing
                                            // Interrupt is used for polling
#define IROF IROPOLL
                                 0x00001000
#define IRQF_ONESHOT
                                 0x00002000 // Interrupt is not reenabled after the hardirg handler finished.
#define IROF NO SUSPEND
                                            // Do not disable this IRO during suspend
                                 0x00004000
                                 0x00008000 // Force enable it on resume even if IRQF NO SUSPEND is set
#define IRQF_FORCE_RESUME
#define IRQF NO THREAD
                                            // Interrupt cannot be threaded
                                 0x00010000
                                            // Resume IRQ early during syscore instead of at device resume time.
#define IRQF EARLY RESUME
                                 0 \times 00020000
#define IROF TIMER
                            ( IROF TIMER | IROF NO SUSPEND | IROF NO THREAD)
```

/extras/kernel/gpio_test/gpio_test.c

```
static unsigned int gpioLED = 49; ///< hard coding the LED gpio for this example to P9_23 (GPIO49) static unsigned int gpioButton = 115;///< hard coding the button gpio for this example to P9_27 (GPIO115) static unsigned int irqNumber; ///< Used to share the IRQ number within this file static unsigned int numberPresses = 0; ///< For information, store the number of button presses static bool ledOn = 0; ///< Is the LED on or off? Used to invert its state (off by default) /// Function prototype for the custom IRQ handler function -- see below for the implementation static irq_handler_t ebbgpio_irq_handler(unsigned int irq, void *dev_id, struct pt_regs *regs);
```

/extras/kernel/gpio_test/gpio_test.c

```
// Going to set up the LED. It is a GPIO in output mode and will be on by default
  ledOn = true;
  gpio_direction_output(gpioLED, ledOn); // Set the gpio to be in output mode and on
// gpio set value(gpioLED, ledOn); // Not required as set by line above (here for reference)
  gpio_export(gpioLED, false);
                               // Causes gpio49 to appear in /sys/class/gpio
              // the bool argument prevents the direction from being changed
  gpio direction input(gpioButton);
                              // Set the button GPIO to be an input
  gpio_set_debounce(gpioButton, 200); // Debounce the button with a delay of 200ms
  // the bool argument prevents the direction from being changed
  // Perform a quick test to see that the button is working as expected on LKM load
  printk(KERN_INFO "GPIO_TEST: The button state is currently: %d\n",
       gpio get value(gpioButton));
```

/extras/kernel/gpio_test/gpio_test.c

```
// GPIO numbers and IRQ numbers are not the same! This function performs the mapping for us
   irqNumber = gpio_to_irq(gpioButton);
   printk(KERN_INFO "GPIO_TEST: The button is mapped to IRQ: %d\n", irqNumber);
   // This next call requests an interrupt line
   result = request_irq(irqNumber,
                                               // The interrupt number requested
                        (irq handler t) ebbgpio irq handler, // The pointer to the handler function below
                        IROF TRIGGER RISING, // Interrupt on rising edge (button press, not release)
                        "ebb gpio handler".
                                             // Used in /proc/interrupts to identify the owner
                                              // The *dev_id for shared interrupt lines, NULL is okay
                        NULL);
   printk(KERN_INFO "GPIO_TEST: The interrupt request result is: %d\n", result);
   return result;
module_init(ebbgpio_init);
module_exit(ebbgpio_exit);
```

Run the module

```
bone$ make
bone$ insmod gpio_test.ko
bone$ dmesg -H | tail -6

[Oct13 12:52] GPIO_TEST: Initializing the GPIO_TEST LKM

[ +0.000116] GPIO_TEST: The button state is currently: 0

[ +0.000027] GPIO_TEST: The button is mapped to IRQ: 145


[ +0.000179] GPIO_TEST: The interrupt request result is: 0

[ +3.702854] GPIO_TEST: Interrupt! (button state is 1)

[ +1.339237] GPIO_TEST: Interrupt! (button state is 1)
```

Interupts

bone\$ c	at /proc/in	terupts			
CPU0					
16:	4669125	INTC	68 L	evel	gp_timer
19:	1	INTC	78 L	evel	wkup_m3_txev
20:	12031	INTC	12 L	evel	49000000.edma_ccint
22:	76	INTC	14 L	evel	49000000.edma_ccerrint
26:	0	INTC	96 L	evel	44e07000.gpio
32:	0 4	4e07000.	gpio	5 Edge	gpiolib
Interrupt Number	Number Interr	upts 2	Gp	oio port	Gpio bit
			Gp	oio port evel	Gpio bit
Number		upts 2	Gp 37		Gpio bit
Number 92:	Interr	upts c	37 52 L	evel	Gpio bit 481 481 481 481ae000.gpio
Number 92: 25:	Interr	upts c INTC INTC	37 52 L	evel evel 19 Edge	Gpio bit 481 481 481 481ae000.gpio
Number 92: 25: 145:	Interr 2 4	Upts c INTC INTC 81ae000.	Gp 37 2 L	evel evel 19 Edge evel	Gpio bit 481 481 481 481 481 481 481 481 481 481



to 25 μS