
DaVinci / OMAP Software Design Workshop

Introduction 1. Video System Concepts 2. DaVinci Hardware Overview DaVinci S/W Foundation **Software Development Tool Introduction Application Building Programs with make Device Driver Introduction** Coding Video Drivers: V4L2 and FBdev **Multi-Thread System** 9. Local Codecs - Using a Given Engine **Codec Engine** Local Codecs - Building a New Engine Remote Codecs - Using a Given DSP Server Remote Codecs - Building a New DSP Server **Algorithms** 13. xDAIS and xDM Authoring 14. (Optional) Using DMA in Algorithms

- Brief overview of gcc for compiling and linking
- Understand how to <u>build targets</u> using make
- Use <u>rules</u> and <u>variables</u> (built-in, user-defined) in makefiles
- ◆ Learn how to add "convenience" and "debug" rules


- Big Picture Why use make?
- Creating/Using a Makefile
- Using Variables and Printing Debug Info
- Wildcards and Pattern Substitution
- Basic Makefile Code Review

Build Overview




- Build Tool Goals:
 - Build <u>executable</u> (target) from <u>input files</u> (dependencies) using <u>build</u> <u>instructions</u> (commands)
 - Build for <u>multiple targets</u> at once (e.g. ARM, X86, DSP)
- Solution: command line (e.g. cl6x, gcc) or <u>scripting tool</u> (make, etc.)

Command Line (Examples 1-2)



Example 1: create an <u>object</u> file (app.o) from an input file (app.c)


Example 2: create an <u>executable</u> (app.x86U) from an object file (app.o)



Might be <u>more convenient</u> to place commands in a <u>script/batch file...makefile...</u>

- Big Picture Why use make?
- Creating/Using a Makefile
- Using Variables and Printing Debug Info
- Wildcards and Pattern Substitution
- Basic Makefile Code Review


Basic Makefile with Rules



- One of the more common "<u>scripting</u>" tools is make
- make uses "rules" to specify build commands, dependencies and targets
- Generically, a <u>RULE</u> looks like this:


TARGET: DEPENDENCY
[TAB] COMMANDS...

Remember Example 2? Let's make this into a simple Makefile rule:




Becomes.... app.x86U: app.o gcc -g app.o -o app.x86U RULE

Creating Your First Makefile



Makefile

Running make



- To run make, you can use the following commands:
 - make (assumes the makefile name is "Makefile", runs <u>FIRST</u> rule only)
 - make app.x86U (specifies name of "rule" e.g. app.x86U)
 - make -f my_makefile (can use custom name for Makefile via forcing flag... -f)
- make looks at <u>timestamps</u> for each target and dependency. If the target is <u>newer</u> than its dependencies, the rule (and associated commands) will not be executed.
- To "rebuild all", use the "<u>clean</u>" rule to remove intermediate/executable files...

"Convenience" Rules



- Convenience rules (e.g. all, clean, install) can be added to your makefile to make <u>building/debug easier</u>.
- For example, a "<u>clean</u>" rule can delete/remove existing intermediate and executable files prior to running make again.
- If the rule's target is NOT a file, use the <u>.PHONY</u> directive to tell make not to search for that target filename (it's a phony target).
- Let's look at three common convenience rules (to use, type "make clean"):

"Build All Targets"

"Remove Unwanted Files"

"Copy Executable to the install directory"

```
.PHONY: all
all: app.x86U ...(all "goals" listed here)
.PHONY: clean
clean:
    rm -rf app.o
    rm -rf app.x86U

.PHONY: install
install: app.bone
    scp app.bone debian@bone:.
```

Note: "all" rule is usually the first rule because if you type "make", only the first rule is executed

make Rules Summary



- 3 common uses of rules include:
 - [.x] final executable
 - [.o] intermediate/supporting rules
 - [.PHONY] convenience rules such as clean, all, install
- Examples:

app.x86U: app.o
gcc -g app.o -o app.x86U

app.o: app.c
gcc -g -c app.c -o app.o

.PHONY: clean
clean:
rm -rf app.x86U

- Run: make (assumes makefile name is "makefile" or "Makefile" and runs the first rule only)
 - make app.x86U (runs the rule for app.x86U and all supporting rules)
 - make clean

- Big Picture Why use make?
- Creating/Using a Makefile
- Using Variables and Printing Debug Info
- Wildcards and Pattern Substitution
- Basic Makefile Code Review

Using Built-in Variables



- Simplify your makefile by using these built-in make variables:
 - **\$**@ = Target
 - \$^ = All Dependencies
 - \$< = 1st Dependency Only
- <u>Scope</u> of variables used is the current rule only.
- Example:

Original makefile...

```
app.x86U: app.o gcc -g app.o -o app.x86U
```

Becomes...

```
app.x86U: app.o
gcc -g $^ -o $@
```

User-Defined Variables & Include Files



- <u>User-defined variables</u> simplify your makefile and make it more readable.
- <u>Include files</u> can contain, for example, <u>path statements</u> for build tools. We use this method to place absolute paths into one file.
- If "-include path.mak" is used, the "-" tells make to keep going if errors exist.
- Examples:

makefile

```
include path.mak
CC := $(CC_DIR)gcc
CFLAGS := -g
LINK_FLAGS := -o

app.x86U: app.o
$(CC) $(CFLAGS) $^ $(LINK_FLAGS) $@
```

path.mak

```
CC_DIR := /usr/bin/
...
# other paths go here...
```

Printing Debug/Warning Info



- Two common commands for printing info to stdout window:
 - echo command line only, flexible printing options ("@" suppresses echo of "echo")
 - \$(warning) can be placed <u>anywhere in makefile</u> provides filename, line number, and message

Examples:

```
app.x86U: app.o
$(CC) $(CFLAGS) $^ $(LINK_FLAGS) $@
@echo
@echo $@ built successfully; echo

$(warning Source Files: $(C_SRCS))
app.x86U: app.o $(warning now evaluating dep's)
$(CC) $(CFLAGS) $^ $(LINK_FLAGS) $@
$(warning $@ built successfully)
```

- \$(warning) does <u>not</u> interrupt make execution
- A similar function: "\$(error)" stops make and prints the error message.

Quiz

Fill in the blanks below assuming (start with .o rule first):

Final "goal" is to build: main.x86U

Source files are: main.c, main.h

• Variables are: CC (for gcc), CFLAGS (for compiler flags)

```
CC := gcc
CFLAGS := -g
# .x rule
  .o rule
```

Quiz

- Fill in the blanks below assuming (start with .o rule first):
 - Final "goal" is to build: main.x86U
 - Source files are: main.c, main.h
 - Variables are: CC (for gcc), CFLAGS (for compiler flags)

```
CC := gcc
CFLAGS := -g
# .x rule
     $(CC) $(CFLAGS) $^ -0 $@
  .o rule
           $(CFLAGS) -C $< -O $@
```

Could \$< be used in the .x rule? What about \$^ in the .o rule?</p>

- Big Picture Why use make?
- Creating/Using a Makefile
- Using Variables and Printing Debug Info
- Wildcards and Pattern Substitution
- Basic Makefile Code Review

Using "Wildcards"

Wildcards (*) can be used in the <u>command</u> of a rule. For example:

```
clean :
rm -rf *.o
```

Removes all .o files in the current directory.

Wildcards (*) can also be used in a <u>dependency</u>. For example:

```
print : *.c
lpr -p $?
```

Prints all .c files that have changed since the last print.

Note: automatic var "\$?" used to print only changed files

However, wildcards (*) can <u>NOT</u> be used in <u>variable declarations</u>. For example:

```
OBJS := *.o
```

OBJS = the string value " *.o " – not what you wanted

To set a <u>variable</u> equal to a list of object files, use the following <u>wildcard function</u>:

```
OBJS := $(wildcard *.o)
```

Simplify Your MakeFile Using "%"

 Using pattern matching (or pattern substitution) can help <u>simplify your</u> <u>makefile</u> and help you remove explicit arguments. For example:

Original Makefile

```
app.x86U: app.o main.o

$(CC) $(CFLAGS) $^ -o $@

app.o: app.c

$(CC) $(CFLAGS) -c $^ -o $@

main.o: main.c

$(CC) $(CFLAGS) -c $^ -o $@
```

Makefile Using Pattern Matching

```
app.x86U: app.o main.o

$(CC) $(CFLAGS) $^ -o $@

%.o: %.c

$(CC) $(CFLAGS) -c $^ -o $@
```

- ◆ The .x rule depends on the .o files being built that's what kicks off the .o rules
- % is a shortcut for \$(patsubst ...), e.g. \$(patsubst .c, .o)

- Big Picture Why use make?
- Creating/Using a Makefile
- Using Variables and Printing Debug Info
- Wildcards and Pattern Substitution
- Basic Makefile Code Review

Basic make Makefile - Review (1)

Include file that contains tool paths (e.g. the path to gcc)

User-defined variables

"all" rule

Main "goal" of makefile... rule for app.x86U

Intermediate .o rule. Notice the use of pattern matching.

```
---- includes ----
include ./path.mak
  ----- user-defined vars ---
CC := $(X86 GCC DIR)gcc
CFLAGS := -g
LINKER_FLAGS := -lstdc++
  ----- make all -----
                       In exercises/linux/make
.PHONY: all
all: app.x86U
  ----- executable rule (.x) -----
app.x86U: app.o
        $(CC) $(CFLAGS) $(LINKER FLAGS) $^ -o $@
        @echo; echo $@ successfully created; echo
 ----- intermediate object files rule (.o) -----
%.o: %.c
        $(CC) $(CFLAGS) -c $^ -o $@
```

Basic make Makefile – Review (2)

"clean" rule. Removes all files created by this makefile. Note the use of .PHONY.

"printvars" rule used for debug. In this case, it echos the value of variables such as "CC", "CFLAGS", etc.

```
---- clean all -----
.PHONY: clean
clean:
       rm -rf app.x86U
       rm -rf app.o
 ---- basic debug for makefile -----
           example only
.PHONY: printvars
printvars:
       @echo CC = $(CC)
       @echo X86_GCC_DIR = $(X86_GCC_DIR)
       @echo CFLAGS = $(CFLAGS)
       @echo LINKER FLAGS = $(LINKER FLAGS)
```

- Big Picture Why use make?
- Creating/Using a Makefile
- Using Variables and Printing Debug Info
- Wildcards and Pattern Substitution
- Basic Makefile Code Review

Exercise 07 – Makefiles

- Part A Building a Simple Makefile
- Part B Using Built-in and User-defined Variables

◆ Time: 60-75 minutes



ti