AM335x Sitara™ Processors

Technical Reference Manual



Literature Number: SPRUH73K October 2011 – Revised June 2014



Memory Map

This sections describes the memory map for the device.

2.1 ARM Cortex-A8 Memory Map

Table 2-1. L3 Memory Map

Block Name	Start_address (hex)	End_address (hex)	Size	Description				
GPMC (External Memory)	0x0000_0000 ⁽¹⁾	0x1FFF_FFFF	512MB	8-/16-bit External Memory (Ex/R/W) ⁽²⁾				
Reserved	0x2000_0000	0x3FFF_FFFF	512MB	Reserved				
Boot ROM	0x4000_0000	0x4001_FFFF	128KB					
	0x4002_0000	0x4002_BFFF	48KB	32-bit Ex/R ⁽²⁾ – Public				
Reserved	0x4002_C000	0x400F_FFFF	848KB	Reserved				
Reserved	0x4010_0000	0x401F_FFFF	1MB	Reserved				
Reserved	0x4020_0000	0x402E_FFFF	960KB	Reserved				
Reserved	0x402F_0000	0x402F_03FF	64KB	Reserved				
SRAM internal	0x402F_0400	0x402F_FFFF		32-bit Ex/R/W ⁽²⁾				
L3 OCMC0	0x4030_0000	0x4030_FFFF	64KB	32-bit Ex/R/W ⁽²⁾ OCMC SRAM				
Reserved	0x4031_0000	0x403F_FFFF	960KB	Reserved				
Reserved	0x4040_0000	0x4041_FFFF	128KB	Reserved				
Reserved	0x4042_0000	0x404F_FFFF	896KB	Reserved				
Reserved	0x4050_0000	0x405F_FFFF	1MB	Reserved				
Reserved	0x4060_0000	0x407F_FFFF	2MB	Reserved				
Reserved	0x4080_0000	0x4083_FFFF	256KB	Reserved				
Reserved	0x4084_0000	0x40DF_FFFF	5888KB	Reserved				
Reserved	0x40E0_0000	0x40E0_7FFF	32KB	Reserved				
Reserved	0x40E0_8000	0x40EF_FFFF	992KB	Reserved				
Reserved	0x40F0_0000	0x40F0_7FFF	32KB	Reserved				
Reserved	0x40F0_8000	0x40FF_FFFF	992KB	Reserved				
Reserved	0x4100_0000	0x41FF_FFFF	16MB	Reserved				
Reserved	0x4200_0000	0x43FF_FFFF	32MB	Reserved				
L3F CFG Regs	0x4400_0000	0x443F_FFFF	4MB	L3Fast configuration registers				
Reserved	0x4440_0000	0x447F_FFFF	4MB	Reserved				
L3S CFG Regs	0x4480_0000	0x44BF_FFFF	4MB	L3Slow configuration registers				
L4_WKUP	0x44C0_0000	0x44FF_FFFF	4MB	L4_WKUP				
Reserved	0x4500_0000	0x45FF_FFFF	16MB	Reserved				
McASP0 Data	0x4600_0000	0x463F_FFFF	4MB	McASP0 Data Registers				
McASP1 Data	0x4640_0000	0x467F_FFFF	4MB	McASP1 Data Registers				
Reserved	0x4680_0000	0x46FF_FFFF						
Reserved	0x4700_0000	0x473F_FFFF	4MB	Reserved				
	-	l	1	I				

⁽¹⁾ The first 1MB of address space 0x0-0xFFFFF is inaccessible externally.

⁽²⁾ Ex/R/W - Execute/Read/Write.



Table 2-1. L3 Memory Map (continued)

Dis als Name		. L3 Welliory Wap (C	,	December 1						
Block Name	Start_address (hex)	End_address (hex)	Size	Description						
USBSS	0x4740_0000	0x4740_0FFF	20KB	USB Subsystem Registers						
<u>USB0</u>	0x4740_1000	0x4740_12FF		USB0 Controller Registers						
USB0_PHY	0x4740_1300	0x4740_13FF		USB0 PHY Registers						
USB0 Core	0x4740_1400	0x4740_17FF		USB0 Core Registers						
<u>USB1</u>	0x4740_1800	0x4740_1AFF		USB1 Controller Registers						
USB1_PHY	0x4740_1B00	0x4740_1BFF		USB1 PHY Registers						
USB1 Core	0x4740_1C00	0x4740_1FFF		USB1 Core Registers						
USB CPPI DMA Controller	0x4740_2000	0x4740_2FFF		USB CPPI DMA Controller Registers						
USB CPPI DMA Scheduler	0x4740_3000	0x4740_3FFF		USB CPPI DMA Scheduler Registers						
USB Queue Manager	0x4740_4000	0x4740_4FFF		USB Queue Manager Registers						
Reserved	0x4740_5000	0x477F_FFFF	4MB-20KB	Reserved						
Reserved	0x4780_0000	0x4780_FFFF	64KB	Reserved						
MMCHS2	0x4781_0000	0x4781_FFFF	64KB	MMCHS2						
Reserved	0x4782_0000	0x47BF_FFFF	4MB-128KB	Reserved						
Reserved	0x47C0_0000	0x47FF_FFFF	4MB	Reserved						
L4_PER	0x4800_0000	0x48FF_FFFF	16MB	L4 Peripheral (see L4_PER table)						
TPCC (EDMA3CC)	0x4900_0000	0x490F_FFFF	1MB	EDMA3 Channel Controller Registers						
Reserved	0x4910_0000	0x497F_FFFF	7MB	Reserved						
TPTC0 (EDMA3TC0)	0x4980_0000	0x498F_FFFF	1MB	EDMA3 Transfer Controller 0 Registers						
TPTC1 (EDMA3TC1)	0x4990_0000	0x499F_FFFF	1MB	EDMA3 Transfer Controller 1 Registers						
TPTC2 (EDMA3TC2)	0x49A0_0000	0x49AF_FFFF	1MB	EDMA3 Transfer Controller 2 Registers						
Reserved	0x49B0_0000	0x49BF_FFFF	1MB	Reserved						
Reserved	0x49C0_0000	0x49FF_FFFF	4MB	Reserved						
L4_FAST	0x4A00_0000	0x4AFF_FFFF	16MB	L4_FAST						
Reserved	0x4B00_0000	0x4B13_FFFF	1280KB	Reserved						
Reserved	0x4B14_0000	0x4B15_FFFF	128KB	Reserved						
DebugSS_DRM	0x4B16_0000	0x4B16_0FFF	4KB	Debug Subsystem: Debug Resource Manager						
DebugSS_ETB	0x4B16_2000	0x4B16_2FFF	4KB	Debug Subsystem: Embedded Trace Buffer						
Reserved	0x4B16_3000	0x4BFF_FFFF	15MB-396KB	Reserved						
EMIF0	0x4C00_0000	0x4CFF_FFFF	16MB	EMIF0 Configuration registers						
Reserved	0x4D00_0000	0x4DFF_FFFF	16MB	Reserved						
Reserved	0x4E00_0000	0x4FFF_FFFF	32MB	Reserved						
GPMC	0x5000_0000	0x50FF_FFFF	16MB	GPMC Configuration registers						
Reserved	0x5100_0000	0x52FF_FFFF	32MB	Reserved						
Reserved	0x5300_0000	0x530F_FFFF	1MB	Reserved						
	0x5310_0000	0x531F_FFFF	1MB	Reserved						
Reserved	0x5320_0000	0x533F_FFFF	2MB	Reserved						
Reserved	0x5340_0000	0x534F_FFFF	1MB	Reserved						
	0x5350_0000	0x535F_FFFF	1MB	Reserved						
Reserved	0x5360_0000	0x54BF_FFFF	22MB	Reserved						
ADC_TSC DMA	0x54C0_0000	0x54FF_FFFF	4MB ADC_TSC DMA Po							
Reserved	0x5500_0000	0x55FF_FFF	16MB	Reserved						



Table 2-1. L3 Memory Map (continued)

Block Name	Start_address (hex)	End_address (hex)	Size	Description
SGX530	0x5600_0000	0x56FF_FFFF	16MB	SGX530 Slave Port
Reserved	0x5700_0000	0x57FF_FFFF	16MB	Reserved
Reserved	0x5800_0000	0x58FF_FFFF	16MB	Reserved
Reserved	0x5900_0000	0x59FF_FFFF	16MB	Reserved
Reserved	0x5A00_0000	0x5AFF_FFFF	16MB	Reserved
Reserved	0x5B00_0000	0x5BFF_FFFF	16MB	Reserved
Reserved	0x5C00_0000	0x5DFF_FFFF	32MB	Reserved
Reserved	0x5E00_0000	0x5FFF_FFFF	32MB	Reserved
Reserved	0x6000_0000	0x7FFF_FFFF	512MB	Reserved
EMIF0 SDRAM	0x8000_0000	0xBFFF_FFFF	1GB	8-/16-bit External Memory (Ex/R/W) ⁽³⁾
Reserved	0xC000_0000	0xFFFF_FFFF	1GB	Reserved

⁽³⁾ Ex/R/W – Execute/Read/Write.

Table 2-2. L4_WKUP Peripheral Memory Map

Region Name	Start Address (hex)	End Address (hex)	Size	Description				
L4_WKUP configuration	0x44C0_0000	0x44C0_07FF	2KB	Address/Protection (AP)				
	0x44C0_0800	0x44C0_0FFF	2KB	Link Agent (LA)				
	0x44C0_1000	0x44C0_13FF	1KB	Initiator Port (IP0)				
	0x44C0_1400	0x44C0_17FF	1KB	Initiator Port (IP1)				
Reserved	0x44C0_1800	0x44C0_1FFF	2KB	Reserved (IP2 – IP3)				
Reserved	0x44C0_2000	0x44CF_FFFF	1MB-8KB	Reserved				
Reserved	0x44D0_0000	0x44D0_3FFF	16KB	Reserved				
	0x44D0_4000	0x44D0_4FFF	4KB	Reserved				
Reserved	0x44D0_5000	0x44D7_FFFF	492KB	Reserved				
Reserved	0x44D8_0000	0x44D8_1FFF	8KB	Reserved				
	0x44D8_2000	0x44D8_2FFF	4KB	Reserved				
Reserved	0x44D8_3000	0x44DF_FFFF	500KB	Reserved				
CM_PER	0x44E0_0000	0x44E0_3FFF	1KB	Clock Module Peripheral Registers				
CM_WKUP	0x44E0_0400	0x44E0_04FF	256 Bytes	Clock Module Wakeup Registers				
CM_DPLL	0x44E0_0500	0x44E0_05FF	256 Bytes	Clock Module PLL Registers				
CM_MPU	0x44E0_0600	0x44E0_06FF	256 Bytes	Clock Module MPU Registers				
CM_DEVICE	0x44E0_0700	0x44E0_07FF	256 Bytes	Clock Module Device Registers				
CM_RTC	0x44E0_0800	0x44E0_08FF	256 Bytes	Clock Module RTC Registers				
CM_GFX	0x44E0_0900	0x44E0_09FF	256 Bytes	Clock Module Graphics Controller Registers				
CM_CEFUSE	0x44E0_0A00	0x44E0_0AFF	256 Bytes	Clock Module Efuse Registers				
PRM_IRQ	0x44E0_0B00	0x44E0_0BFF	256 Bytes	Power Reset Module Interrupt Registers				
PRM_PER	0x44E0_0C00	0x44E0_0CFF	256 Bytes	Power Reset Module Peripheral Registers				
PRM_WKUP	0x44E0_0D00	0x44E0_0DFF	256 Bytes	Power Reset Module Wakeup Registers				
PRM_MPU	0x44E0_0E00	0x44E0_0EFF	256 Bytes	Power Reset Module MPU Registers				
PRM_DEV	0x44E0_0F00 0x44E0_0FFF 256 Bytes Power Reset Module Registers							
PRM_RTC								



Table 2-2. L4_WKUP Peripheral Memory Map (continued)

5			,			
Region Name	Start Address (hex)	End Address (hex)	Size	Description		
PRM_GFX	0x44E0_1100	0x44E0_11FF	256 Bytes	Power Reset Module Graphics Controller Registers		
PRM_CEFUSE	0x44E0_1200	0x44E0_12FF	256 Bytes	Power Reset Module Efuse Registers		
Reserved	0x44E0_3000	0x44E0_3FFF	4KB	Reserved		
	0x44E0_4000	0x44E0_4FFF	4KB	Reserved		
DMTIMER0	0x44E0_5000	0x44E0_5FFF	4KB	DMTimer0 Registers		
	0x44E0_6000	0x44E0_6FFF	4KB	Reserved		
GPIO0	0x44E0_7000	0x44E0_7FFF	4KB	GPIO Registers		
	0x44E0_8000	0x44E0_8FFF	4KB	Reserved		
UART0	0x44E0_9000	0x44E0_9FFF	4KB	UART Registers		
	0x44E0_A000	0x44E0_AFFF	4KB	Reserved		
<u>I2C0</u>	0x44E0_B000	0x44E0_BFFF	4KB	I2C Registers		
	0x44E0_C000	0x44E0_CFFF	4KB	Reserved		
ADC_TSC	0x44E0_D000	0x44E0_EFFF	8KB	ADC_TSC Registers		
	0x44E0_F000	0x44E0_FFFF	4KB	Reserved		
Control Module	0x44E1_0000	0x44E1_1FFF	128KB	Control Module Registers		
DDR2/3/mDDR PHY	0x44E1_2000	0x44E1_23FF		DDR2/3/mDDR PHY Registers		
Reserved	0x44E1_2400	0x44E3_0FFF	4KB	Reserved		
DMTIMER1_1MS (Accurate 1ms timer)	0x44E3_1000	0x44E3_1FFF	4KB	DMTimer1 1ms Registers		
	0x44E3_2000	0x44E3_2FFF	4KB	Reserved		
Reserved	0x44E3_3000	0x44E3_3FFF	4KB	Reserved		
	0x44E3_4000	0x44E3_4FFF	4KB	Reserved		
WDT1	0x44E3_5000	0x44E3_5FFF	4KB	Watchdog Timer Registers		
	0x44E3_6000	0x44E3_6FFF	4KB	Reserved		
SmartReflex0	0x44E3_7000	0x44E3_7FFF	4KB	L3 Registers		
	0x44E3_8000	0x44E3_8FFF	4KB	Reserved		
SmartReflex1	0x44E3_9000	0x44E3_9FFF	4KB	L3 Registers		
	0x44E3_A000	0x44E3_AFFF	4KB	Reserved		
Reserved	0x44E3_B000	0x44E3_DFFF	12KB	Reserved		
RTCSS	0x44E3_E000	0x44E3_EFFF	4KB	RTC Registers		
	0x44E3_F000	0x44E3_FFFF	4KB	Reserved		
DebugSS Instrumentation HWMaster1 Port	0x44E4_0000	0x44E7_FFFF	256KB	Debug Registers		
	0x44E8_0000	0x44E8_0FFF	4KB	Reserved		
Reserved	eserved 0x44E8_1000 0x44EF_FFFF 508KB Reserved					
Reserved	0x44F0_0000	0x44FF_FFFF	1MB	Reserved		

Table 2-3. L4_PER Peripheral Memory Map

Device Name	Start_address (hex)	End_address (hex)	Size	Description
	0x4800_0000	0x4800_07FF	2KB	Reserved
	0x4800_0800	0x4800_0FFF	2KB	Reserved
Reserved	0x4800_1000	0x4800_13FF	1KB	Reserved
	0x4800_1400	0x4800_17FF	1KB	Reserved
	0x4800_1800	0x4800_1BFF	1KB	Reserved
	0x4800_1C00	0x4800_1FFF	1KB	Reserved



Table 2-3. L4_PER Peripheral Memory Map (continued)

Device Name	Start_address (hex)	End_address (hex)	Size	Description				
Reserved	0x4800_2000	0x4800_3FFF	8KB	Reserved				
Reserved	0x4800_4000	0x4800_7FFF	16KB	Reserved				
Reserved	0x4800_8000	0x4800_8FFF	4KB	Reserved				
	0x4800_9000	0x4800_9FFF	4KB	Reserved				
Reserved	0x4800_A000	0x4800_FFFF	24KB	Reserved				
Reserved	0x4801_0000	0x4801_0FFF	4KB	Reserved				
	0x4801_1000	0x4801_1FFF	4KB	Reserved				
Reserved	0x4801 2000	0x4801_3FFF	8KB	Reserved				
Reserved	0x4801_4000	0x4801_FFFF	48KB	Reserved				
Reserved	0x4802_0000	0x4802_0FFF	4KB	Reserved				
. 1000. 100	0x4802_1000	0x4802_1FFF	4KB	Reserved				
UART1	0x4802_1000	0x4802_2FFF	4KB	UART1 Registers				
<u>OARTT</u>	0x4802_3000	0x4802_3FFF	4KB	Reserved				
UART2	0x4802_4000	0x4802_4FFF	4KB	UART2 Registers				
<u>OARTZ</u>	0x4802_5000	0x4802_4FF	4KB	Reserved				
Reserved	0x4802_5000 0x4802_6000	0x4802_3FFF	8KB	Reserved				
	0x4802_6000 0x4802_8000	_	4KB	Reserved				
Reserved		0x4802_8FFF						
1004	0x4802_9000	0x4802_9FFF	4KB	Reserved				
<u>I2C1</u>	0x4802_A000	0x4802_AFFF	4KB 4KB	I2C1 Registers				
	0x4802_B000	0x4802_BFFF		Reserved				
Reserved	0x4802_C000	0x4802_CFFF	4KB	Reserved				
	0x4802_D000	0x4802_DFFF	4KB	Reserved				
Reserved	0x4802_E000	0x4802_EFFF	4KB	Reserved				
	0x4802_F000	0x4802_FFFF	4KB	Reserved				
McSPI0	0x4803_0000	0x4803_0FFF	4KB	McSPI0 Registers				
	0x4803_1000	0x4803_1FFF	4KB	Reserved				
Reserved	0x4803_2000	0x4803_2FFF	4KB	Reserved				
	0x4803_3000	0x4803_3FFF	4KB	Reserved				
Reserved	0x4803_4000	0x4803_4FFF	4KB	Reserved				
	0x4803_5000	0x4803_5FFF	4KB	Reserved				
Reserved	0x4803_6000	0x4803_6FFF	4KB	Reserved				
	0x4803_7000	0x4803_7FFF	4KB	Reserved				
McASP0 CFG	0x4803_8000	0x4803_9FFF	8KB	McASP0 CFG Registers				
	0x4803_A000	0x4803_AFFF	4KB	Reserved				
Reserved	0x4803_B000	0x4803_BFFF	4KB	Reserved				
McASP1 CFG	0x4803_C000	0x4803_DFFF	8KB	McASP1 CFG Registers				
	0x4803_E000	0x4803_EFFF	4KB	Reserved				
Reserved	0x4803_F000	0x4803_FFFF	4KB	Reserved				
DMTIMER2	0x4804_0000	0x4804_0FFF	4KB	DMTimer2 Registers				
	0x4804_1000	0x4804_1FFF	4KB	Reserved				
DMTIMER3	0x4804_2000	0x4804_2FFF	4KB	DMTimer3 Registers				
	0x4804_3000	0x4804_3FFF	4KB	Reserved				
DMTIMER4	0x4804_4000	0x4804_4FFF	4KB	DMTimer4 Registers				
	0x4804_5000	0x4804_5FFF	4KB	Reserved				
DMTIMER5	0x4804_6000	0x4804_6FFF	4KB	DMTimer5 Registers				
	0x4804_7000	0x4804_7FFF	4KB	Reserved				
DMTIMER6	0x4804_8000	0x4804_8FFF	4KB	DMTimer6 Registers				



Table 2-3. L4_PER Peripheral Memory Map (continued)

0x4804_9000 0x4804_A000 0x4804_B000 0x4804_C000 0x4804_D000 0x4804_E000 0x4806_0000 0x4806_1000 0x4806_2000 0x4808_0000 0x4809_0000 0x4809_1000 0x480B_0000 0x480B_0000	0x4804_9FFF 0x4804_AFFF 0x4804_BFFF 0x4804_CFFF 0x4804_DFFF 0x4804_FFFF 0x4805_FFFF 0x4806_0FFF 0x4806_1FFF 0x4807_FFFF 0x4808_FFFF 0x4809_0FFF 0x4809_FFFF 0x4808_FFFF 0x480B_FFFF	4KB 4KB 4KB 4KB 4KB 4KB 8KB 64KB 4KB 4KB 4KB 64KB 4KB 64KB 64KB 4KB	L4 Interconnect DMTimer7 Registers Reserved GPIO1 Registers Reserved Reserved MMCHS0 Registers Reserved Reserved ELM Registers Reserved Reserved Reserved Reserved ELM Registers Reserved Reserved Reserved				
0x4804_B000 0x4804_C000 0x4804_D000 0x4804_E000 0x4805_0000 0x4806_0000 0x4806_1000 0x4806_2000 0x4808_0000 0x4809_1000 0x4809_1000 0x480B_0000 0x480B_0000 0x480B_1000	0x4804_BFFF 0x4804_CFFF 0x4804_DFFF 0x4804_FFFF 0x4805_FFFF 0x4806_0FFF 0x4806_1FFF 0x4807_FFFF 0x4808_FFFF 0x4809_0FFF 0x4809_FFFF 0x4809_FFFF 0x480B_0FFFF	4KB 4KB 4KB 8KB 64KB 4KB 120KB 64KB 4KB 60KB 64KB	Reserved GPIO1 Registers Reserved Reserved Reserved MMCHS0 Registers Reserved Reserved ELM Registers Reserved Reserved				
0x4804_C000 0x4804_D000 0x4804_E000 0x4805_0000 0x4806_0000 0x4806_1000 0x4806_2000 0x4808_0000 0x4809_1000 0x4809_1000 0x480B_0000 0x480B_1000	0x4804_CFFF 0x4804_DFFF 0x4804_FFFF 0x4805_FFFF 0x4806_0FFF 0x4806_1FFF 0x4807_FFFF 0x4808_FFFF 0x4809_0FFF 0x4809_FFFF 0x480A_FFFF 0x480B_0FFF	4KB 4KB 8KB 64KB 4KB 120KB 64KB 4KB 60KB 64KB	GPIO1 Registers Reserved Reserved Reserved MMCHS0 Registers Reserved Reserved ELM Registers Reserved Reserved Reserved				
0x4804_D000 0x4804_E000 0x4805_0000 0x4806_0000 0x4806_1000 0x4806_2000 0x4808_0000 0x4809_0000 0x4809_1000 0x480A_0000 0x480B_0000	0x4804_DFFF 0x4804_FFFF 0x4805_FFFF 0x4806_0FFF 0x4806_1FFF 0x4807_FFFF 0x4808_FFFF 0x4809_0FFF 0x4809_FFFF 0x480A_FFFF 0x480B_0FFF	4KB 8KB 64KB 4KB 4KB 120KB 64KB 4KB 60KB 64KB	Reserved Reserved Reserved MMCHS0 Registers Reserved Reserved Reserved ELM Registers Reserved Reserved				
0x4804_E000 0x4805_0000 0x4806_0000 0x4806_1000 0x4806_2000 0x4808_0000 0x4809_0000 0x4809_1000 0x480A_0000 0x480B_0000 0x480B_1000	0x4804_FFFF 0x4805_FFFF 0x4806_0FFF 0x4806_1FFF 0x4807_FFFF 0x4808_FFFF 0x4809_0FFF 0x4809_FFFF 0x480A_FFFF 0x480B_0FFF	8KB 64KB 4KB 4KB 120KB 64KB 60KB 64KB	Reserved Reserved MMCHS0 Registers Reserved Reserved ELM Registers Reserved Reserved				
0x4805_0000 0x4806_0000 0x4806_1000 0x4806_2000 0x4808_0000 0x4809_0000 0x4809_1000 0x480A_0000 0x480B_0000 0x480B_1000	0x4805_FFFF 0x4806_0FFF 0x4806_1FFF 0x4807_FFFF 0x4808_FFFF 0x4809_0FFF 0x4809_FFFF 0x480A_FFFF 0x480B_0FFF	64KB 4KB 4KB 120KB 64KB 4KB 60KB 64KB	Reserved MMCHS0 Registers Reserved Reserved ELM Registers Reserved Reserved				
0x4806_0000 0x4806_1000 0x4806_2000 0x4808_0000 0x4809_0000 0x4809_1000 0x480A_0000 0x480B_0000 0x480B_1000	0x4806_0FFF 0x4806_1FFF 0x4807_FFFF 0x4808_FFFF 0x4809_0FFF 0x4809_FFFF 0x480A_FFFF 0x480B_0FFF	4KB 4KB 120KB 64KB 4KB 60KB 64KB	MMCHS0 Registers Reserved Reserved ELM Registers Reserved Reserved				
0x4806_1000 0x4806_2000 0x4808_0000 0x4809_0000 0x4809_1000 0x480A_0000 0x480B_0000 0x480B_1000	0x4806_1FFF 0x4807_FFFF 0x4808_FFFF 0x4809_0FFF 0x4809_FFFF 0x480A_FFFF 0x480B_0FFF	4KB 120KB 64KB 4KB 60KB 64KB	Reserved Reserved ELM Registers Reserved Reserved				
0x4806_2000 0x4808_0000 0x4809_0000 0x4809_1000 0x480A_0000 0x480B_0000 0x480B_1000	0x4807_FFFF 0x4808_FFFF 0x4809_0FFF 0x4809_FFFF 0x480A_FFFF 0x480B_0FFF	120KB 64KB 4KB 60KB 64KB	Reserved ELM Registers Reserved Reserved				
0x4808_0000 0x4809_0000 0x4809_1000 0x480A_0000 0x480B_0000 0x480B_1000	0x4808_FFFF 0x4809_0FFF 0x4809_FFFF 0x480A_FFFF 0x480B_0FFF	64KB 4KB 60KB 64KB	ELM Registers Reserved Reserved				
0x4809_0000 0x4809_1000 0x480A_0000 0x480B_0000 0x480B_1000	0x4808_FFFF 0x4809_0FFF 0x4809_FFFF 0x480A_FFFF 0x480B_0FFF	4KB 60KB 64KB	Reserved Reserved				
0x4809_1000 0x480A_0000 0x480B_0000 0x480B_1000	0x4809_FFFF 0x480A_FFFF 0x480B_0FFF	60KB 64KB	Reserved Reserved				
0x480A_0000 0x480B_0000 0x480B_1000	0x480A_FFFF 0x480B_0FFF	64KB					
0x480A_0000 0x480B_0000 0x480B_1000	0x480A_FFFF 0x480B_0FFF		Reserved				
0x480B_0000 0x480B_1000	0x480B_0FFF						
0x480B_1000		7110	Reserved				
	0x480B_FFFF	60KB	Reserved				
	_	4KB	Reserved				
-	_		Reserved				
_	<u> </u>		Reserved				
_	_		Reserved				
	_		Reserved				
			Mailbox Registers				
-			Reserved Spinlock Registers Reserved				
-							
	_		Reserved				
	_		Reserved				
	<u>-</u>		Reserved				
			Reserved				
			Reserved				
	_		Reserved				
	_		Reserved				
			Reserved				
			Reserved				
			Reserved				
			Reserved				
	_		Reserved				
_	_		Reserved				
	_						
			Reserved				
			Reserved				
_	_		Reserved				
			Reserved				
			OCP Watchpoint Registers				
			Reserved				
			Reserved				
	_		Reserved Reserved				
	0x480C_0000 0x480C_1000 0x480C_2000 0x480C_3000 0x480C_4000 0x480C_8000 0x480C_9000 0x480C_B000 0x480C_B000 0x480C_B000 0x480C_C000 0x4810_0000 0x4812_1000 0x4812_1000 0x4812_3000 0x4812_3000 0x4814_0000 0x4816_1000 0x4816_1000 0x4818_3000 0x4818_8000 0x4818_8000 0x4818_B000	0x480C_1000 0x480C_1FFF 0x480C_2000 0x480C_2FFF 0x480C_3000 0x480C_3FFF 0x480C_4000 0x480C_8FFF 0x480C_8000 0x480C_9FFF 0x480C_9000 0x480C_AFFF 0x480C_B000 0x480C_BFFF 0x480C_B000 0x480C_BFFF 0x480C_C000 0x480F_FFFF 0x4810_0000 0x4811_FFF 0x4812_0000 0x4812_0FFF 0x4812_1000 0x4812_1FFF 0x4812_2000 0x4812_3FFF 0x4812_3000 0x4812_3FFF 0x4812_4000 0x4813_FFFF 0x4814_0000 0x4816_0FFF 0x4816_0FFF 0x4816_0FFF 0x4816_0000 0x4818_2FFF 0x4818_3000 0x4818_3FFF 0x4818_8000 0x4818_8FFF 0x4818_B000 0x4818_BFFF 0x4818_B000 0x4818_BFFF 0x4818_D000 0x4818_BFFF 0x4818_DFFF 0x4818_FFF 0x4818_FFF 0x4818_FFFF	0x480C_1000 0x480C_1FFF 4KB 0x480C_2000 0x480C_2FFF 4KB 0x480C_3000 0x480C_3FFF 4KB 0x480C_4000 0x480C_8FFF 4KB 0x480C_8000 0x480C_8FFF 4KB 0x480C_9000 0x480C_9FFF 4KB 0x480C_B000 0x480C_BFFF 4KB 0x480C_B000 0x480C_BFFF 4KB 0x4810_0000 0x4811_FFFF 208KB 0x4812_0000 0x4812_0FFF 4KB 0x4812_1000 0x4812_1FFF 4KB 0x4812_2000 0x4812_1FFF 4KB 0x4812_3000 0x4812_3FFF 4KB 0x4812_4000 0x4813_FFFF 112KB 0x4814_0000 0x4815_FFF 128KB 0x4816_0000 0x4816_0FF 4K 0x4818_0000 0x4818_2FFF 12KB 0x4818_3000 0x4818_3FFF 4KB 0x4818_9000 0x4818_8FFF 4KB 0x4818_9000 0x4818_BFFF 4KB 0x4818_B000 0x4818_BFFF 4				



www.ti.com GPIO Registers

25.4 GPIO Registers

25.4.1 GPIO Registers

Table 25-5 lists the memory-mapped registers for the GPIO. All register offset addresses not listed in Table 25-5 should be considered as reserved locations and the register contents should not be modified.

Table 25-5. GPIO Registers

Offset	Acronym Register Name	Section
0h	GPIO_REVISION	Section 25.4.1.1
10h	GPIO_SYSCONFIG	Section 25.4.1.2
20h	GPIO_EOI	Section 25.4.1.3
24h	GPIO_IRQSTATUS_RAW_0	Section 25.4.1.4
28h	GPIO_IRQSTATUS_RAW_1	Section 25.4.1.5
2Ch	GPIO_IRQSTATUS_0	Section 25.4.1.6
30h	GPIO_IRQSTATUS_1	Section 25.4.1.7
34h	GPIO_IRQSTATUS_SET_0	Section 25.4.1.8
38h	GPIO_IRQSTATUS_SET_1	Section 25.4.1.9
3Ch	GPIO_IRQSTATUS_CLR_0	Section 25.4.1.10
40h	GPIO_IRQSTATUS_CLR_1	Section 25.4.1.11
44h	GPIO_IRQWAKEN_0	Section 25.4.1.12
48h	GPIO_IRQWAKEN_1	Section 25.4.1.13
114h	GPIO_SYSSTATUS	Section 25.4.1.14
130h	GPIO_CTRL	Section 25.4.1.15
134h	GPIO_OE	Section 25.4.1.16
138h	GPIO_DATAIN	Section 25.4.1.17
13Ch	GPIO_DATAOUT	Section 25.4.1.18
140h	GPIO_LEVELDETECT0	Section 25.4.1.19
144h	GPIO_LEVELDETECT1	Section 25.4.1.20
148h	GPIO_RISINGDETECT	Section 25.4.1.21
14Ch	GPIO_FALLINGDETECT	Section 25.4.1.22
150h	GPIO_DEBOUNCENABLE	Section 25.4.1.23
154h	GPIO_DEBOUNCINGTIME	Section 25.4.1.24
190h	GPIO_CLEARDATAOUT	Section 25.4.1.25
194h	GPIO_SETDATAOUT	Section 25.4.1.26




GPIO Registers www.ti.com

25.4.1.17 GPIO_DATAIN Register (offset = 138h) [reset = 0h]

GPIO DATAIN is shown in Figure 25-23 and described in Table 25-22.

The GPIO_DATAIN register is used to register the data that is read from the GPIO pins. The GPIO_DATAIN register is a read-only register. The input data is sampled synchronously with the interface clock and then captured in the GPIO_DATAIN register synchronously with the interface clock. So, after changing, GPIO pin levels are captured into this register after two interface clock cycles (the required cycles to synchronize and to write the data). When the AUTOIDLE bit in the system configuration register (GPIO_SYSCONFIG) is set, the GPIO_DATAIN read command has a 3 OCP cycle latency due to the data in sample gating mechanism. When the AUTOIDLE bit is not set, the GPIO_DATAIN read command has a 2 OCP cycle latency.

Figure 25-23. GPIO_DATAIN Register



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 25-22. GPIO_DATAIN Register Field Descriptions

Bit	Field	Туре	Reset	Description					
31-0	DATAIN	R	0h	Sampled Input Data					



www.ti.com GPIO Registers

25.4.1.18 GPIO_DATAOUT Register (offset = 13Ch) [reset = 0h]

GPIO_DATAOUT is shown in Figure 25-24 and described in Table 25-23.

The GPIO_DATAOUT register is used for setting the value of the GPIO output pins. Data is written to the GPIO_DATAOUT register synchronously with the interface clock. This register can be accessed with direct read/write operations or using the alternate Set/Clear feature. This feature enables to set or clear specific bits of this register with a single write access to the set data output register (GPIO_SETDATAOUT) or to the clear data output register (GPIO_CLEARDATAOUT) address.

Figure 25-24. GPIO_DATAOUT Register

J	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DATAOUT																															
	R/W-0h																															

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 25-23. GPIO_DATAOUT Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	DATAOUT	R/W	0h	Data to set on output pins




GPIO Registers www.ti.com

25.4.1.25 GPIO_CLEARDATAOUT Register (offset = 190h) [reset = 0h]

GPIO_CLEARDATAOUT is shown in Figure 25-31 and described in Table 25-30.

Writing a 1 to a bit in the GPIO_CLEARDATAOUT register clears to 0 the corresponding bit in the GPIO_DATAOUT register; writing a 0 has no effect. A read of the GPIO_CLEARDATAOUT register returns the value of the data output register (GPIO_DATAOUT).

Figure 25-31. GPIO_CLEARDATAOUT Register



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 25-30. GPIO_CLEARDATAOUT Register Field Descriptions

Bit		Field	Туре	Reset	Description
31-0)	INTLINE[n]	R/W	0h	Clear Data Output Register
					0h = No effect
					1h = Clear the corresponding bit in the GPIO_DATAOUT register.




www.ti.com GPIO Registers

25.4.1.26 GPIO_SETDATAOUT Register (offset = 194h) [reset = 0h]

GPIO_SETDATAOUT is shown in Figure 25-32 and described in Table 25-31.

Writing a 1 to a bit in the GPIO_SETDATAOUT register sets to 1 the corresponding bit in the GPIO_DATAOUT register; writing a 0 has no effect. A read of the GPIO_SETDATAOUT register returns the value of the data output register (GPIO_DATAOUT).

Figure 25-32. GPIO_SETDATAOUT Register



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 25-31. GPIO_SETDATAOUT Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-0	INTLINE[n]	R/W	0h	Set Data Output Register
				0h = No effect
				1h = Set the corresponding bit in the GPIO_DATAOUT register.