DaVinci / OMAP Software Design Workshop 1. Video System Concepts Introduction **DaVinci Hardware Overview** DaVinci S/W Foundation 4. Software Development Tool Introduction Application Coding **Building Programs with gMake** 6. Device Driver Introduction 7. Video Drivers: V4L2 and FBdev 8. Multi-Thread System 9. Local Codecs - Using a Given Engine Codec Engine 10. Local Codecs - Building a New Engine Remote Codecs - Using a Given DSP Server 12. Remote Codecs - Building a New DSP Server Algorithms 13. xDAIS and xDM Authoring (Optional) Using DMA in Algorithms Copyright © 2010 Texas Instruments. All rights reserved


Outline

- Brief overview of gcc for compiling and linking
- Understand how to <u>build targets</u> using gmake
- Use <u>rules</u> and <u>variables</u> (built-in, user-defined) in makefiles
- ◆ Learn how to add "convenience" and "debug" rules

Outline

- Big Picture Why use gMake?
- Creating/Using a Makefile
- Using Variables and Printing Debug Info
- Wildcards and Pattern Substitution
- Basic Makefile Code Review


Build Overview




- Build Tool Goals:
 - Build <u>executable</u> (target) from <u>input files</u> (dependencies) using <u>build</u> <u>instructions</u> (commands)
 - 2. Build for multiple targets at once (e.g. ARM, X86, DSP)
- Solution: command line (e.g. cl6x, gcc) or <u>scripting tool</u> (gMake, etc.)

Looking at gcc commands..

Command Line (Examples 1-2)



- Example 1: create an <u>object</u> file (app.o) from an input file (app.c)
 gcc -g -c app.c -o app.o
- Example 2: create an executable (app.x86U) from an object file (app.o)




• Might be more convenient to place commands in a script/batch file...makefile...

Outline

- Big Picture Why use gMake?
- Creating/Using a Makefile
- Using Variables and Printing Debug Info
- Wildcards and Pattern Substitution
- Basic Makefile Code Review

Basic Makefile with Rules




- One of the more common "scripting" tools is GNU Make, aka gMake, aka Make...
- gMake uses "rules" to specify build commands, dependencies and targets
- ◆ Generically, a <u>RULE</u> looks like this: TARGET: DEPENDENCY
 [TAB] COMMANDS...
- Remember Example 2? Let's make this into a simple Makefile rule:




◆ Becomes.... app.x86U : app.o gcc -g app.o -o app.x86U } RULE


Creating Your First Makefile



Creating Your First Makefile



Running gMake



- To run gMake, you can use the following commands:
 - make (assumes the makefile name is "makefile", runs FIRST rule only)
 - make app.x86U (specifies name of "rule" e.g. app.x86U)
 - make -f my_makefile (can use custom name for makefile via forcing flag... -f)
- gMake looks at <u>timestamps</u> for each target and dependency. If the target is <u>newer</u> than its dependencies, the rule (and associated commands) will not be executed
- To "rebuild all", use the "<u>clean</u>" rule to remove intermediate/executable files...

Looking at convenience rules...

"Convenience" Rules



- Convenience rules (e.g. all, clean, install) can be added to your makefile to make <u>building/debug easier</u>.
- For example, a "clean" rule can delete/remove existing intermediate and executable files prior to running gMake again.
- If the rule's target is NOT a file, use the <u>.PHONY</u> directive to tell gMake not to search for that target filename (it's a phony target).
- Let's look at three common convenience rules (to use, type "<u>make clean</u>"):



Note: "all" rule is usually the first rule because if you type "make", only the first rule is executed

gMake Rules Summary



- 3 common uses of rules include:
 - · [.x] final executable
 - [.o] intermediate/supporting rules
 - [.PHONY] convenience rules such as clean, all, install
- app.x86U: app.o
 gcc -g app.o -o app.x86U

 app.o: app.c
 gcc -g -c app.c -o app.o

 .PHONY

 .PHONY: clean
 clean:
 rm -rf app.x86U
- Run: make (assumes makefile name is "makefile" or "Makefile" and runs the first rule only)
 - make app.x86U (runs the rule for app.x86U and all supporting rules)
 - make clean


Outline

- Big Picture Why use gMake?
- Creating/Using a Makefile
- Using Variables and Printing Debug Info
- Wildcards and Pattern Substitution
- Basic Makefile Code Review

Using Built-in Variables




- Simplify your makefile by using these built-in gMake variables:
 - \$@ = Target
 - \$^ = All Dependencies
 - \$< = 1st Dependency Only
- Scope of variables used is the current rule only.
- Example:



User-Defined Variables & Include Files



- <u>User-defined variables</u> simplify your makefile and make it more readable.
- <u>Include files</u> can contain, for example, <u>path statements</u> for build tools. We use this method to place absolute paths into one file.
- If "-include path.mak" is used, the "-" tells gMake to keep going if errors exist.
- Examples:



Printing Debug/Warning Info



- Two common commands for printing info to stdout window:
 - echo command line only, flexible printing options ("@" suppresses echo of "echo")
 - \$(warning) can be placed <u>anywhere in makefile</u> provides filename, line number, and message
- Examples:

```
app.x86U : app.o
  $(CC) $(CFLAGS) $^ $(LINK_FLAGS) $@
    @echo
    @echo $@ built successfully; echo

$(warning Source Files: $(C_SRCS))
app.x86U : app.o $(warning now evaluating dep's)
  $(CC) $(CFLAGS) $^ $(LINK_FLAGS) $@
  $(warning $@ built successfully)
```

- \$(warning) does not interrupt gMake execution
- A similar function: "\$(error)" stops gMake and prints the error message.

Quiz

- Fill in the blanks below assuming (start with .o rule first):
 - Final "goal" is to build: main.x86U
 - · Source files are: main.c, main.h
 - Variables are: CC (for gcc), CFLAGS (for compiler flags)

```
CC := gcc
CFLAGS := -g
# .x rule
_____ : ____ -o ___
# .o rule
____ : ____ -c ___ -o ___
```

Quiz

- Fill in the blanks below assuming (start with .o rule first):
 - Final "goal" is to build: main.x86U
 - · Source files are: main.c, main.h
 - · Variables are: CC (for gcc), CFLAGS (for compiler flags)

```
CC := gcc

CFLAGS := -g

# .x rule

main.x86U : main.o
$(CC) $(CFLAGS) $^ -0 $@

# .o rule

main.o : main.c main.h
$(CC) $(CFLAGS) -C $< -0 $@
```

Could \$< be used in the .x rule? What about \$^ in the .o rule?

Outline

- Big Picture Why use gMake?
- Creating/Using a Makefile
- Using Variables and Printing Debug Info
- Wildcards and Pattern Substitution
- Basic Makefile Code Review

Using "Wildcards"

• Wildcards (*) can be used in the command of a rule. For example:

```
clean:
rm -rf *.o
```

• Wildcards (*) can also be used in a dependency. For example:

```
print: *.c

lpr -p $?

Prints all .c files that have changed since the last print.

Note: automatic var *$?" used to print only changed files
```

◆ However, wildcards (*) can *NOT* be used in *variable declarations*. For example:

```
OBJS := *.o

OBJS = the string value * *.o " – not what you wanted
```

To set a <u>variable</u> equal to a list of object files, use the following <u>wildcard function</u>:

```
OBJS := $(wildcard *.o)
```

Simplify Your MakeFile Using "%"

 Using pattern matching (or pattern substitution) can help <u>simplify your</u> <u>makefile</u> and help you remove explicit arguments. For example:

```
Makefile Using Pattern Matching

app.x86U: app.o main.o
$(CC) $(CFLAGS) $^-o $@

%.o: %.c
$(CC) $(CFLAGS) -c $^-o $@
```

- The .x rule depends on the .o files being built that's what kicks off the .o rules
- % is a shortcut for \$(patsubst ...), e.g. \$(patsubst .c, .o)

Outline

- Big Picture Why use gMake?
- Creating/Using a Makefile
- Using Variables and Printing Debug Info
- Wildcards and Pattern Substitution
- Basic Makefile Code Review

Basic gMake Makefile – Review (1)

```
# ---- includes ---
Include file that contains tool paths (e.g. the path to gcc)
                                   include ./path.mak
     User-defined variables
                                    ----- user-defined vars -----
                                  # CC := $(X86_GCC_DIR)gcc
CFLAGS := -g
LINKER_FLAGS := -lstdc++
                    "all" rule
                                   # ----- make all ------
# -----
                                  .PHONY : all
all : app.x86U
   Main "goal" of makefile
                                   # ----- executable rule (.x) -----
           rule for app.x86U
                                  app.x86U : app.o

$(CC) $(CFLAGS) $(LINKER_FLAGS) $^ -o $@

@echo; echo $@ successfully created; echo
                                   # ----- intermediate object files rule (.0) ------
  Intermediate .o rule. Notice
 the use of pattern matching.
                                  # -----
%.o : %.c
$(CC) $(CFLAGS) -c $^ -o $@
```

Basic gMake Makefile – Review (2)

Outline

- ◆ Big Picture Why use gMake?
- Creating/Using a Makefile
- Using Variables and Printing Debug Info
- Wildcards and Pattern Substitution
- ◆ Basic Makefile Code Review
- EBC Exercise 07a and 07b

Exercise 07 - Makefiles

- Part A Building a Simple Makefile
- Part B Using Built-in and User-defined Variables

◆ Time: 60-75 minutes



ti