ECS 409: Computer Organization - Assignment 2

Adheesh Trivedi


2025-09-10

Problem 1: Multiply 4-bit by 2

Behavioral code multiplies input by 2 using shift.

```
module MULTBY2(input [3:0] I, output [3:0] 0, output carry);
 assign 0 = I \ll 1;
 assign carry = I[3];
endmodule
`timescale 1ns / 1ps
module TEST();
 reg [3:0] I;
 wire [3:0] 0;
 wire carry;
 MULTBY2 M(I, 0, carry);
 initial begin
   $display("Solution by Adheesh Trivedi");
   $display("========");
   $dumpfile("q1.vcd");
   $dumpvars(0, TEST);
   $display("");
   $display("I 0 Carry");
   $display("-----");
   $monitor("%b %b %b", I, 0, carry);
   I = 4'b0000; #10;
   I = 4'b0001; #10;
   I = 4'b0010; #10;
   I = 4'b0111; #10;
   I = 4'b0100; #10;
   I = 4'b1010; #10;
   I = 4'b1111; #10;
  end
endmodule
```

4-bit x2 multiplier



Problem 2: 4-to-2 Encoder & 2-to-4 Decoder


Encoder and decoder implemented behaviorally.


```
module ENC4T02(
 input [3:0] I,
  output reg [1:0] 0
);
  always @(I) begin
    case (I)
     4'b0001: begin 0 = 2'b00; end
     4'b0010: begin 0 = 2'b01; end
     4'b0100: begin 0 = 2'b10; end
     4'b1000: begin 0 = 2'b11; end
    endcase
endmodule
`timescale 1ns / 1ps
module TEST();
  reg [3:0] I;
 wire [1:0] 0;
  ENC4T02 E(I, 0);
  initial begin
    $display("Solution by Adheesh Trivedi");
    $display("======");
    $dumpfile("q2_enc.vcd");
    $dumpvars(0, TEST);
    $display("I 0");
    $display("----");
    $monitor("%b %b", I, 0);
    I = 4'b0001; #10;
    I = 4'b0010; #10;
    I = 4'b0100; #10;
    I = 4'b1000; #10;
  end
endmodule
```

4-to-2 Encoder

```
module DEC2T04(
  input [1:0] I,
  output reg [3:0] 0
);
  always @(I) begin
    case (I)
     2'b00: begin 0 = 4'b0001; end
     2'b01: begin 0 = 4'b0010; end
     2'b10: begin 0 = 4'b0100; end
     2'b11: begin 0 = 4'b1000; end
    endcase
  end
endmodule
`timescale 1ns / 1ps
module TEST();
  reg [1:0] I;
 wire [3:0] 0;
 DEC2T04 D(I, 0);
  initial begin
    $display("Solution by Adheesh Trivedi");
    $display("=======");
    $dumpfile("q2_dec.vcd");
    $dumpvars(0, TEST);
    $display("I 0");
    $display("----");
    $monitor("%b %b", I, 0);
   I = 2'b00; #10;
   I = 2'b01; #10;
    I = 2'b10; #10;
    I = 2'b11; #10;
  end
endmodule
```

2-to-4 Decoder






Problem 3: 8-to-1 Multiplexer

Case statement selects one of 8 inputs.

```
module MUX8T01(
 input [7:0] I,
  input [2:0] S,
  output reg 0
);
  always @(I, S) begin
    case (S)
     3'b000: 0 = I[0];
     3'b001: 0 = I[1];
     3'b010: 0 = I[2];
     3'b011: 0 = I[3];
     3'b100: 0 = I[4];
     3'b101: 0 = I[5];
     3'b110: 0 = I[6];
     3'b111: 0 = I[7];
     default: 0 = 1'b0;
    endcase
  end
endmodule
`timescale 1ns / 1ps
module TEST();
  reg [7:0] I;
  reg [2:0] S;
 wire 0;
 MUX8T01 M(I, S, 0);
  initial begin
    $display("Solution by Adheesh Trivedi");
    $display("=======");
    $dumpfile("q3.vcd");
    $dumpvars(0, TEST);
                  S 0");
    $display("I
    $display("----");
    $monitor("%b %b %b", I, S, 0);
    I = 8'b000000000; S = 3'b000; #10;
   I = 8'b00000001; S = 3'b000; #10;
    I = 8'b00000010; S = 3'b001; #10;
    I = 8'b00000100; S = 3'b010; #10;
    I = 8'b00001000; S = 3'b011; #10;
    I = 8'b00010000; S = 3'b100; #10;
    I = 8'b001000000; S = 3'b101; #10;
    I = 8'b01000000; S = 3'b110; #10;
    I = 8'b10000000; S = 3'b111; #10;
    I = 8'b111111111; S = 3'b111; #10;
    I = 8'b1010101010; S = 3'b101; #10;
    I = 8'b01010101; S = 3'b010; #10;
  end
endmodule
```

```
→ vvp q3.vvp
Solution by Adheesh Trivedi
VCD info: dumpfile q3.vcd opened for output.
         S
Ι
000000000 000 0
00000001 000 1
00000010 001 1
00000100 010 1
00001000 011 1
00010000 100 1
00100000 101 1
01000000 110 1
10000000 111 1
11111111 111 1
10101010 101 1
01010101 010 1
```




Problem 4: 8-to-3 Priority Encoder

If-else logic encodes highest active input.

```
module PRIOENC8T03(
 input [7:0] I,
  output reg [2:0] 0,
 output reg valid
);
  always @(I) begin
    if (I[7]) begin 0 = 3'b111; end
    else if (I[6]) begin 0 = 3'b110; valid = 1; end
    else if (I[5]) begin 0 = 3'b101; valid = 1; end
    else if (I[4]) begin 0 = 3'b100; valid = 1; end
    else if (I[3]) begin 0 = 3'b011; valid = 1; end
    else if (I[2]) begin 0 = 3'b010; valid = 1; end
    else if (I[1]) begin 0 = 3'b001; valid = 1; end
    else if (I[0]) begin 0 = 3'b000; valid = 1; end
    else begin 0 = 3'b000; valid = 0; end
endmodule
`timescale 1ns / 1ps
module TEST();
 reg [7:0] I;
 wire [2:0] 0;
 wire valid;
  PRIOENC8T03 P(I, 0, valid);
  initial begin
    $display("Solution by Adheesh Trivedi");
    $display("=======");
    $dumpfile("q4.vcd");
    $dumpvars(0, TEST);
    $display("I
                  0 Valid");
    $display("-----");
    $monitor("%b %b %b", I, 0, valid);
   I = 8'b00000000; #10;
    I = 8'b00000001; #10;
    I = 8'b00000010; #10;
    I = 8'b00000100; #10;
    I = 8'b00001000; #10;
    I = 8'b00010000; #10;
    I = 8'b00100000; #10;
   I = 8'b01000000; #10;
    I = 8'b10000000; #10;
    I = 8'b111111111; #10;
   I = 8'b10101010; #10;
    I = 8'b01010101; #10;
  end
endmodule
```

8-to-3 Priority Encoder

```
→ vvp q4.vvp
Solution by Adheesh Trivedi
VCD info: dumpfile q4.vcd opened for output.
           0 Valid
Ι
000000000 000 0
00000001 000 1
00000010 001 1
00000100 010 1
00001000 011 1
00010000 100 1
00100000 101 1
01000000 110 1
10000000 111 1
11111111 111 1
10101010 111 1
01010101 110 1
```



Problem 5: 4-bit Carry Look-Ahead Adder


Adder uses carry look-ahead logic for fast sum.

```
module CARRY LOOKAHEAD4 (
 input [3:0] A,
 input [3:0] B,
 input Ci,
 output reg [3:0] S,
 output reg Co
);
  reg [3:0] P, G;
  reg [3:0] C;
 integer i;
 always @(*) begin
   G = A \& B;
    P = A ^ B;
    C[0] = Ci;
    // Ci+1 = Gi | Pi & Ci
    for (i = 0; i < 3; i++) begin
     C[i+1] = G[i] | (P[i] * C[i]);
    Co = G[3] | (P[3] * C[3]);
    S = P ^ C;
  end
endmodule
`timescale 1ns / 1ps
module TEST();
  reg [3:0] A, B;
  reg Ci;
 wire [3:0] S;
 wire Co;
  CARRY LOOKAHEAD4 CLA(A, B, Ci, S, Co);
  initial begin
    $display("Solution by Adheesh Trivedi");
    $display("=======");
    $dumpfile("q5.vcd");
    $dumpvars(0, TEST);
                B Ci | S Co");
    $display("A
    $display("----");
    $monitor("%b %b %b | %b %b", A, B, Ci, S, Co);
    A = 4'b0000; B = 4'b0000; Ci = 0; #10;
    A = 4'b0001; B = 4'b0001; Ci = 0; #10;
    A = 4'b0010; B = 4'b0011; Ci = 0; #10;
    A = 4'b0100; B = 4'b0101; Ci = 0; #10;
    A = 4'b1010; B = 4'b1001; Ci = 0; #10;
    A = 4'b1111; B = 4'b1111; Ci = 0; #10;
    A = 4'b0000; B = 4'b0000; Ci = 1; #10;
    A = 4'b0001; B = 4'b0001; Ci = 1; #10;
    A = 4'b0010; B = 4'b0011; Ci = 1; #10;
```

```
A = 4'b0100; B = 4'b0101; Ci = 1; #10;
A = 4'b1010; B = 4'b1001; Ci = 1; #10;
A = 4'b1111; B = 4'b1111; Ci = 1; #10;
end
endmodule
```

Carry Look-Ahead Adder

```
→ vvp q5.vvp
Solution by Adheesh Trivedi
VCD info: dumpfile q5.vcd opened for output.
           Ci | S
Α
     В
                     Co
0000 0000 0
                0000 0
0001 0001 0
                0010 0
0010 0011 0
                0101 0
0100 0101 0
                1001 0
1010 1001 0
                0011 1
1111 1111 0
                1110 1
0000 0000 1
                0001 0
0001 0001 1
                0011 0
0010 0011 1
                0110 0
0100 0101 1
                1010 0
1010 1001 1
                0100 1
1111 1111 1
                1111 1
```




Problem 6: 4-bit Wallace Tree Multiplier

Wallace tree structure for fast multiplication.

```
module HALF ADDER (
 input A,
  input B,
  output S,
  output C
);
  assign S = A ^ B;
  assign C = A \& B;
endmodule
module FULL ADDER (
  input A,
  input B,
  input Ci,
  output S,
 output Co
);
  assign S = A ^ B ^ Ci;
  assign Co = A \& B \mid ((A \mid B) \& Ci);
endmodule
module WALLACE_TREE_MULT4 (
  input [3:0] A,
  input [3:0] B,
  output [7:0] M
);
  // Partial products
 wire [3:0] P0, P1, P2, P3;
  // Generate partial products
  assign P0 = A \& \{4\{B[0]\}\};
  assign P1 = A \& \{4\{B[1]\}\};
  assign P2 = A \& \{4\{B[2]\}\};
  assign P3 = A \& \{4\{B[3]\}\};
  // Intermediate wires for carries and sums
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11; // added c11
 wire s1, s2, s3, s4, s5, s6; // removed unused s7,s8,s9
  // First bit (no addition needed)
  assign M[0] = P0[0];
  // Second bit
 HALF_ADDER ha1 (P0[1], P1[0], M[1], c1);
  // Third bit - first level
  FULL ADDER fa1 (P0[2], P1[1], P2[0], s1, c2);
  HALF_ADDER ha2 (s1, c1, M[2], c3);
  // Fourth bit - first level
  FULL_ADDER fa2 (P0[3], P1[2], P2[1], s2, c4);
  FULL_ADDER fa3 (s2, c2, P3[0], s3, c5);
  HALF_ADDER ha3 (s3, c3, M[3], c6);
```

```
// Fifth bit - first level
  FULL_ADDER fa4 (P1[3], P2[2], P3[1], s4, c7);
  FULL_ADDER fa5 (s4, c4, c5, s5, c8);
 HALF_ADDER ha4 (s5, c6, M[4], c9);
  // Sixth bit
  FULL_ADDER fa6 (P2[3], P3[2], c7, s6, c10);
  FULL_ADDER fa7 (s6, c8, c9, M[5], c11);
  // Seventh bit
  FULL_ADDER fa8 (P3[3], c10, c11, M[6], M[7]);
endmodule
`timescale 1ns / 1ps
module TEST();
  reg [3:0] A, B;
 wire [7:0] M;
 WALLACE_TREE_MULT4 WTM(A, B, M);
  initial begin
    $display("Solution by Adheesh Trivedi");
    $display("=====
    $dumpfile("q6.vcd");
    $dumpvars(0, TEST);
    $display("A B | M");
    $display("----");
    $monitor("%d %d | %d", A, B, M);
    A = 4'b0000; B = 4'b0000; #10;
    A = 4'b0100; B = 4'b0101; #10;
    A = 4'b1010; B = 4'b1001; #10;
    A = 4'b1111; B = 4'b1111; #10;
    A = 4'b0001; B = 4'b0001; #10;
    A = 4'b0010; B = 4'b0011; #10;
    A = 4'b0110; B = 4'b0011; #10;
    A = 4'b1001; B = 4'b1110; #10;
  end
endmodule
```

Wallace Tree Multiplier



```
→ vvp q6.vvp
Solution by Adheesh Trivedi
VCD info: dumpfile q6.vcd opened for output.
A B | M
   0
          0
   5
         20
 4
   9
10
         90
15 15
        225
1
   1
          1
   3
 2
          6
   3
 6
         18
 9 14
        126
```