Relatório

Tópico: Aulas 4 & 5 - Contadores

Grupo: Adhemar Molon Neto 14687681 Alessandro Rodrigues Pereira da Silva 15436838

Link do Github: <>

Parte 1

Descrição

Foi desenvolvido em VHDL um contador de 8 bits, usando oito instâncias de flip-flops tipo T, de modos que cada um muda seu valor quando a anterior muda 2 vezes. Foram usados aproximadamente 102 elementos lógicos e 33 pins.

Códigos VHDL d_latch.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity d latch is
     port(
          Data, Clock : in std logic;
          Qu, notQu : out std logic
     );
END d latch;
ARCHITECTURE main of d latch is
     signal R g, S g, Qa, Qb : std_logic;
     attribute keep : boolean;
     attribute keep of R g, S g, Qa, Qb : signal is true;
     begin
          S g <= not (Data and Clock);
          R g <= not ((not Data) and Clock);
          Qa <= not (S g and Qb);
          Qb <= not (R g and Qa);
          Qu <= Qa;
          notQu <= Qb;</pre>
END main;
d_flip_flop.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
ENTITY d flip flop is
     port(
          D, Clk : in std logic;
          Q, nQ : out std logic
```

```
);
END d_flip_flop;
ARCHITECTURE Behavioral of d flip flop is
     COMPONENT d_latch is
          port(
                Data, Clock : in std logic;
                Qu, notQu : out std logic
          );
     END COMPONENT;
     signal Qm, Qs : std logic;
     signal nClk : std logic;
     attribute keep : boolean;
     attribute keep of Qm, Qs : signal is true;
     begin
     nClk <= not Clk;</pre>
     Master: entity work.d latch
          port map (
                Data => D,
                Clock => nClk,
                Qu => Qm
                notQu => open
          );
     Slave: entity work.d_latch
          port map (
                Data => Qm,
                Clock => Clk,
                Qu => Qs,
                notQu => open
          );
     Q <= Qs;
     nQ <= not Qs;
END Behavioral;
t_flip_flop_clear.vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
ENTITY t_flip_flop_clear IS
     port(
                              : in std logic;
          T, Clock, Clr
          Qu, notQu
                                : out std logic
     );
END t flip flop clear;
ARCHITECTURE Behavioral OF t flip flop clear IS
     signal Data : std logic;
     signal Qf: std logic;
     component d flip flop is
          port(
                D, Clk : in std logic;
                Q, nQ : out std logic
```


```
);
     end component;
     begin
     Data <= (not Clr) and (T xor Qf);
     d1 : entity work.d_flip_flop
           port map(
                D => Data,
                Clk => Clock,
                Q \Rightarrow Qf
                nQ => notQu
           );
     Qu \ll Qf;
END Behavioral;
ex1.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
ENTITY ex1 is
     port(
           Enable, Clk, Clear : in std_logic;
b0,b1,b2,b3,b4,b5,b6,b7 : out std_logic;
                                                  : out
std logic vector(7 downto 0);
           hex0
                                                  : out
std_logic_vector(6 downto 0);
          hex1
                                                  : out
std_logic_vector(6 downto 0)
    );
END ex1;
ARCHITECTURE main of ex1 is
COMPONENT t flip flop clear IS
     port(
           T, Clock, Clr : in std logic;
           Qu, notQu
                                 : out std logic
     );
END COMPONENT;
COMPONENT hex display IS
     port(
           num4 : in std logic vector(3 downto 0);
           hex : out std logic vector(6 downto 0)
     );
END COMPONENT;
signal E1, E2, E3, E4, E5, E6, E7 : std logic;
signal Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7 : std logic;
signal nClear : std logic;
signal num8 : std logic vector(7 downto 0);
begin
```

```
nClear <= not Clear;</pre>
E1 <= Enable and Q0;
E2 \le E1 and Q1;
E3 <= E2 and Q2;
E4 \le E3 and Q3;
E5 \le E4 and Q4;
E6 \le E5 and Q5;
E7 \le E6 and Q6;
tff1 : entity work.t flip flop clear
     port map(
           T \Rightarrow Enable,
           Clock => Clk,
           Clr => nClear,
           Qu => Q0,
           notQu => open
     );
tff2 : entity work.t flip flop clear
     port map(
           T => E1,
           Clock => Clk,
           Clr => nClear,
           Qu => Q1,
           notQu => open
     );
tff3 : entity work.t flip flop clear
     port map(
           T => E2,
           Clock => Clk,
           Clr => nClear,
           Qu => Q2,
           notQu => open
     );
tff4 : entity work.t flip flop clear
     port map(
           T => E3,
           Clock => Clk,
           Clr => nClear,
           Qu => Q3,
           notQu => open
     );
tff5 : entity work.t flip flop clear
     port map(
           T = > E4
           Clock => Clk,
           Clr => nClear,
           Qu => Q4
           notQu => open
     );
```


```
tff6 : entity work.t flip flop clear
     port map(
           T => E5,
           Clock => Clk,
           Clr => nClear,
           Qu => Q5,
           notQu => open
     );
tff7 : entity work.t flip flop clear
     port map(
           T = > E6,
           Clock => Clk,
           Clr => nClear,
           Qu => Q6,
           notQu => open
     );
tff8 : entity work.t flip flop clear
     port map(
           T =  E7
           Clock => Clk,
           Clr => nClear,
           Qu => Q7
           notQu => open
     );
b0 <= Q0;
b1 <= Q1;
b2 <= Q2;
b3 <= Q3;
b4 <= Q4;
b5 <= Q5;
b6 <= Q6;
b7 <= Q7;
num8(0) <= Q0;
num8(1) <= Q1;
num8(2) <= Q2;
num8(3) \le Q3;
num8(4) <= Q4;
num8(5) <= Q5;
num8(6) <= Q6;
num8(7) <= Q7;
num <= num8;</pre>
hd0 : entity work.hex display
     port map(
           num4 => num8(3 downto 0),
           hex => hex0
     );
hd1 : entity work.hex_display
```

```
port map (
                num4 => num8 (7 downto 4),
                hex => hex1
           );
end main;
hex_display.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
ENTITY hex display IS
     port(
           num4 : in std logic vector(3 downto 0);
           hex : out std logic vector(6 downto 0)
     );
END hex display;
ARCHITECTURE Behavioral OF hex display IS
begin
with num4 select
                "1000000" when "0000", -- 0
     hex <=
                      "1111001" when "0001", -- 1
                      "0100100" when "0010", -- 2
                      "0110000" when "0011", -- 3
                      "0011001" when "0100", -- 4
                      "0010010" when "0101", -- 5
                      "0000010" when "0110", -- 6
                      "1111000" when "0111", -- 7
                      "0000000" when "1000", -- 8
                      "0010000" when "1001", -- 9
                      "0001000" when "1010", -- A
                      "0000011" when "1011", -- B
                      "1000110" when "1100", -- C
                      "0100001" when "1101", -- D
                      "0000110" when "1110", -- E
                      "0001110" when "1111", -- F
                      "1111111" when others;
END Behavioral;
```

Simulação no ModelSim



RTL Viewer



Parte 2

Descrição

Foi desenvolvido um contador de 16 bits em VHDL utilizando flip-flops tipo T. Cada flip-flop foi configurado para mudar seu estado com base no sinal do anterior. Este design empregou aproximadamente 204 elementos lógicos e 47 pinos.

Código VHDL (com flip-flops)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
ENTITY aulas4e5part2 is
     port(
          Enable, Clk, Clear : in std logic;
                                                 : out
std logic vector(15 downto 0);
          hex0
                                                 : out
std logic vector(6 downto 0);
          hex1
                                                 : out
std_logic_vector(6 downto 0);
          hex2
                                                 : out
std logic vector(6 downto 0);
          hex3
                                                 : out
std logic vector(6 downto 0)
END aulas4e5part2;
ARCHITECTURE main of aulas4e5part2 is
```

```
COMPONENT t flip flop clear IS
      port(
            T, Clock, Clr : in std logic;
            Qu, notQu
                                    : out std logic
      );
END COMPONENT;
COMPONENT hex display IS
      port(
            num4 : in std logic vector(3 downto 0);
            hex : out std logic vector(6 downto 0)
      );
END COMPONENT;
signal E : std logic vector(15 downto 0);
signal Q : std_logic_vector(15 downto 0);
signal nClear : std logic;
signal num8 : std logic vector(15 downto 0);
begin
      nClear <= not Clear;</pre>
      E(1) \le Enable and Q(0);
      E(2) \le E(1) \text{ and } Q(1);
      E(3) \le E(2) \text{ and } Q(2);
      E(4) \le E(3) \text{ and } Q(3);
      E(5) \le E(4) \text{ and } Q(4);
      E(6) \le E(5) \text{ and } Q(5);
      E(7) \le E(6) \text{ and } Q(6);
      E(8) \le E(7) \text{ and } Q(7);
      E(9) \le E(8) \text{ and } Q(8);
      E(10) \le E(9) \text{ and } Q(9);
      E(11) \le E(10) \text{ and } Q(10);
      E(12) \le E(11) and Q(11);
      E(13) \le E(12) and Q(12);
      E(14) \le E(13) and Q(13);
      E(15) \le E(14) and Q(14);
      tff1 : entity work.t flip flop clear
            port map(
                  T => Enable,
                  Clock => Clk,
                  Clr => nClear,
                  Qu \Rightarrow Q(0),
                  notQu => open
            );
      tff2 : entity work.t flip flop clear
            port map(
                  T \Rightarrow E(1),
                  Clock => Clk,
                  Clr => nClear,
                  Qu \Rightarrow Q(1),
                  notQu => open
```

```
);
tff3 : entity work.t_flip_flop_clear
      port map(
            T \Rightarrow E(2)
            Clock => Clk,
            Clr => nClear,
            Qu \Rightarrow Q(2),
            notQu => open
      );
tff4 : entity work.t_flip_flop_clear
      port map(
            T \Rightarrow E(3),
            Clock => Clk,
            Clr => nClear,
            Qu \Rightarrow Q(3),
            notQu => open
      );
tff5 : entity work.t flip flop clear
      port map(
            T \Rightarrow E(4)
            Clock => Clk,
            Clr => nClear,
            Qu \Rightarrow Q(4),
            notQu => open
      );
tff6 : entity work.t flip flop clear
      port map(
            T \Rightarrow E(5),
            Clock => Clk,
            Clr => nClear,
            Qu \Rightarrow Q(5),
            notQu => open
      );
tff7 : entity work.t flip flop clear
      port map(
            T \Rightarrow E(6),
            Clock => Clk,
            Clr => nClear,
            Qu \Rightarrow Q(6),
            notQu => open
      );
tff8 : entity work.t flip flop clear
      port map(
            T => E(7),
            Clock => Clk,
            Clr => nClear,
            Qu \Rightarrow Q(7),
            notQu => open
```

```
);
tff9 : entity work.t_flip_flop_clear
      port map(
            T \Rightarrow E(8)
            Clock => Clk,
            Clr => nClear,
            Qu \Rightarrow Q(8),
            notQu => open
      );
tff10 : entity work.t flip flop clear
     port map(
            T => E(9),
            Clock => Clk,
            Clr => nClear,
            Qu \Rightarrow Q(9),
            notQu => open
      );
tff11 : entity work.t flip flop clear
     port map(
            T => E(10),
            Clock => Clk,
            Clr => nClear,
            Qu \Rightarrow Q(10),
            notQu => open
      );
tff12 : entity work.t flip flop clear
     port map(
            T \Rightarrow E(11),
            Clock => Clk,
            Clr => nClear,
            Qu \Rightarrow Q(11),
            notQu => open
      );
tff13 : entity work.t flip flop clear
     port map(
            T => E(12),
            Clock => Clk,
            Clr => nClear,
            Qu => Q(12),
            notQu => open
      );
tff14 : entity work.t flip flop clear
     port map(
            T => E(13),
            Clock => Clk,
            Clr => nClear,
            Qu \Rightarrow Q(13),
            notQu => open
```


```
);
     tff15 : entity work.t_flip_flop_clear
           port map(
                T => E(14),
                Clock => Clk,
                Clr => nClear,
                Qu => Q(14),
                notQu => open
           );
     tff16 : entity work.t_flip_flop_clear
           port map(
                T => E(15),
                Clock => Clk,
                Clr => nClear,
                Qu => Q(15),
                notQu => open
           );
     num8 <= Q;
     num <= num8;</pre>
     hd0 : entity work.hex_display
           port map(
                num4 => num8 (3 downto 0),
                hex => hex0
           );
     hd1 : entity work.hex display
           port map(
                num4 => num8 (7 downto 4),
                hex => hex1
           );
     hd2 : entity work.hex_display
           port map (
                num4 => num8 (11 downto 8),
                hex => hex2
           );
     hd3 : entity work.hex display
           port map(
                num4 => num8 (15 downto 12),
                hex => hex3
           );
end main;
Código VHDL (usando aritmética)
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC STD.ALL;
```

```
ENTITY part2 is
     port(
           Enable, Clk, Clear : in std logic;
           hex0,hex1,hex2,hex3 : out std_logic_vector(6 downto 0)
     );
END part2;
ARCHITECTURE main of part2 is
COMPONENT hex display IS
     port(
           num4 : in std logic vector(3 downto 0);
           hex : out std logic vector(6 downto 0)
     );
END COMPONENT;
signal Qvec : std logic vector(15 downto 0);
signal num0, num1, num2, num3 : std logic vector(3 downto 0);
begin
     process (Clk) is
     begin
     if(rising edge(Clk)) then
           if(Clear = '0') then
                Ovec <= "000000000000000";
           elsif (Enable = '1') then
                 if(unsigned(Qvec) < 65536) then
                      Qvec <= std logic vector(unsigned(Qvec) + 1);</pre>
                 else
                      Qvec <= "000000000000000";</pre>
                 end if;
           end if;
     end if;
     end process;
     num0 <= Qvec(3 downto 0);</pre>
     num1 <= Qvec(7 downto 4);</pre>
     num2 <= Qvec(11 downto 8);</pre>
     num3 <= Qvec(15 downto 12);</pre>
     hd0 : entity work.hex display
           port map (
                num4 => num0,
                hex => hex0
           );
     hd1 : entity work.hex display
           port map(
                num4 => num1,
                hex => hex1
           );
     hd2 : entity work.hex display
           port map (
                num4 => num2,
```


end main;

RTL Viewer

com flip-flops:



com aritmética:



Parte 3 Descrição


Foi implementado em VHDL um contador decimal com variável de 26 bits, utilizado para gerenciar ciclos de contagem. A lógica assegura a reinicialização após alcançar 9. O código resultante emprega técnicas para controle de tempo, incluindo exibição em um único display hexadecimal.

Código VHDL

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
ENTITY part3comvar is
     port(
           Enable, Clk, Clear : in std logic;
                                            : out std logic vector(6
downto 0)
     );
END part3comvar;
ARCHITECTURE main of part3comvar is
COMPONENT hex display IS
     port(
          num4 : in std logic vector(3 downto 0);
           hex : out std logic vector(6 downto 0)
     );
END COMPONENT;
signal Qvec : std logic vector(25 downto 0);
signal cont : std logic vector(3 downto 0);
signal num : std logic vector(3 downto 0);
begin
     process (Clk) is
     begin
     if(rising edge(Clk)) then
           if(Clear = '0') then
                Ovec <= "0000000000000000000000000000";</pre>
```

```
cont <= "0000";
           elsif (Enable = '1') then
                 if(unsigned(Qvec) < 50000000) then
                       Qvec <= std_logic_vector(unsigned(Qvec) + 1);</pre>
                 else
                       Qvec <= "00000000000000000000000000000";</pre>
                       if(unsigned(cont) < 9) then
                             cont <= std logic vector(unsigned(cont)</pre>
+ 1);
                       else
                             cont <= "0000";
                       end if;
                 end if;
           end if;
     end if;
     end process;
     num <= cont;</pre>
     hd0 : entity work.hex display
           port map(
                 num4 => num,
                 hex => hex0
           );
end main;
```

RTL Viewer



Parte IV

Descrição

Foi desenvolvido em VHDL um contador com lógica para exibição de uma sequência rotativa de palavras em displays hexadecimais. Utilizando um vetor de 26 bits para controle de tempo e um contador de 2 bits, o design permite a rotação cíclica de quatro estados. A implementação utiliza aproximadamente 4 displays hexadecimais para exibição sequencial.

Código VHDL

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
ENTITY part4 is
     port(
           Enable, Clk, Clear : in std logic;
           hex0,hex1,hex2,hex3 : out std logic vector(6 downto 0)
     );
END part4;
ARCHITECTURE main of part4 is
signal Tempo : std logic vector(25 downto 0);
signal cont : std logic vector(1 downto 0);
type ARRAY_PALAVRA is array (0 to 3) of std_logic_vector(6 downto
0);
constant word : ARRAY PALAVRA := (0 => "11111111", 1 => "0100001",
2 => "0000110", 3 => "1000000");
begin
     process (Clk) is
     begin
     if(rising edge(Clk)) then
           if(Clear = '0') then
                 Tempo <= "00000000000000000000000000000";</pre>
                 cont <= "00";
           elsif (Enable = '1') then
                 if(unsigned(Tempo) < 50000000) then
                      Tempo <= std logic vector(unsigned(Tempo) +</pre>
1);
                 else
                      Tempo <= "0000000000000000000000000000";</pre>
                      if (unsigned(cont) < 3) then
                            cont <= std logic vector(unsigned(cont)</pre>
+ 1);
                      else
                            cont <= "00";
                      end if;
                 end if;
           end if;
     end if;
     end process;
     hex3 <= word(to integer(unsigned(cont)));</pre>
     hex2 <= word(to integer(unsigned(cont) + 1) mod 4);</pre>
     hex1 <= word(to integer(unsigned(cont) + 2) mod 4);</pre>
```

```
hex0 <= word(to_integer(unsigned(cont) + 3) mod 4);
end main;</pre>
```

Part V

Descrição

Foi implementado um contador rotativo mais avançado em VHDL, utilizando lógica semelhante à parte 4, mas com 6 estados diferentes exibidos em 6 displays hexadecimais. O design inclui um vetor de 26 bits para controle de tempo e um contador de 3 bits, permitindo uma rotação contínua entre os estados definidos.

Código VHDL

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC STD.ALL;
ENTITY part5 is
     port(
          Enable, Clk, Clear : in std logic;
          hex0,hex1,hex2,hex3,hex4,hex5 : out std_logic_vector(6
downto 0)
     );
END part5;
ARCHITECTURE main of part5 is
signal Tempo : std logic vector(25 downto 0);
signal cont : std logic vector(2 downto 0);
type ARRAY PALAVRA is array (0 to 5) of std logic vector(6 downto
constant word : ARRAY PALAVRA := (0 => "11111111", 1 => "11111111",
2 => "1111111", 3 => "0100001", 4 => "0000110", 5 => "1000000");
begin
     process (Clk) is
     begin
     if(rising edge(Clk)) then
          if(Clear = '0') then
                Tempo <= "00000000000000000000000000000";</pre>
                cont <= "000";
```

```
elsif (Enable = '1') then
                 if(unsigned(Tempo) < 5000000) then
                       Tempo <= std_logic_vector(unsigned(Tempo) +</pre>
1);
                 else
                       Tempo <= "00000000000000000000000000000";</pre>
                       if(unsigned(cont) < 5) then
                             cont <= std logic vector(unsigned(cont)</pre>
+ 1);
                       else
                             cont <= "000";
                       end if;
                 end if;
           end if;
     end if;
     end process;
     hex5 <= word(to integer(unsigned(cont)));</pre>
     hex4 <= word(to integer(unsigned(cont) + 1) mod 6);</pre>
     hex3 <= word(to integer(unsigned(cont) + 2) mod 6);</pre>
     hex2 <= word(to integer(unsigned(cont) + 3) mod 6);</pre>
     hex1 <= word(to_integer(unsigned(cont) + 4) mod 6);</pre>
     hex0 <= word(to integer(unsigned(cont) + 5) mod 6);</pre>
end main;
```