


# MY PROJECTS

ADHIRAJ MANDAL

ELECTRONICS AND TELECOMMUNICATION ENGINEERING STUDENT



# TABLE OF CONTENTS

- AHB2APB Bridge RTL Design
- Low Power ML Accelerator (RTL Design) in Verilog
- Low Power UART and Timer IP Block for SoC Integration in Verilog
- AI-Powered HDL Generation Tool for ASIC/FPGA RTL Design & Testbench
- Disease Predictor and Treatment Recommender
- Image Recognition and Classification using Deep Learning

# AHB2APB BRIDGE RTL DESIGN

# AHB2APB BRIDGE RTL DESIGN

- **Objective:**

To design and implement an **AHB to APB Bridge** that connects high-speed AHB peripherals with low-speed APB devices in SoC architectures.

- The AHB2APB Bridge is a crucial design for efficient communication between the high-performance Advanced High-performance Bus (AHB) and the low-power Advanced Peripheral Bus (APB). This project implements the bridge to enable protocol conversion, ensuring seamless data transfer between the two buses. The design includes key modules like the AHB Slave Interface and APB Controller, tested and verified for accuracy, timing, and functionality.


- **Key Focus:**

- Protocol conversion (AHB → APB)
- Efficient data and control transfer
- Verification and synthesis of RTL design


# ARCHITECTURE

- **Overview:**  
The bridge acts as an interface between the AHB master and APB slaves.
- Receives AHB transactions
- Translates them into APB-compatible signals
- Ensures data integrity and synchronization
- **Main Blocks:**
  - AHB Slave Interface
  - APB Controller
  - Bridge Integration Module



# ARCHITECTURE






# MULTIPLEXOR INTERCONNECTION



# BLOCK DIAGRAM







## APB bridge module

Standard AHB slave interface

State machine

APB address decoder

Output data and address bus drivers


AHB slave output drivers

APB output drivers

# KEY FUNCTIONAL BLOCKS OF THE AHB2APB BRIDGE

- **AHB Master Interface:** This block is responsible for receiving data and control signals from the AHB master, which initiates transactions to communicate with devices on the APB bus.
- **Bridge Controller:** The Bridge Controller is the core logic that manages the conversion of the AHB protocol to the APB protocol. It handles arbitration, protocol conversion, and synchronization between the two buses.
- **AHB to APB Address Decoder:** This block is responsible for translating the AHB address space to the APB address space.
- **APB Slave Interface:** The APB slave interface is responsible for receiving and transmitting data to and from the APB peripherals.
- **FIFO Buffers (Optional, for Burst Handling):** FIFO buffers temporarily hold data between the AHB and APB interfaces to smooth out the difference in transaction rates between the two buses.
- **Control and Timing Logic:** This block is responsible for managing the timing and synchronization of data transfers
- **Error Handling and Status Signals:** The error handling and status block is designed to handle any issues during data transfers, such as invalid addresses or write-read conflicts.


# APB BRIDGE MODULE SYSTEM DIAGRAM




# AHB SLAVE INTERFACE

- Accepts and validates AHB transactions
- Extracts address, data, and control information
- Generates valid signals for APB controller
- The AHB Slave Interface is responsible for receiving transactions from the AHB master (typically a CPU or DMA). It decodes and processes the control signals from the AHB bus (e.g., Hwrite, Htrans, Haddr, Hwdata) and prepares them for transfer to the APB controller.

# WAVEFORM





# SYNTHESIS





# APB CONTROLLER

- Converts AHB transactions into APB protocol
- Generates PADDR, PWRITE, PENABLE, PSELx, and PWpdata
- Handles read/write transfers to APB peripherals
- The APB Controller is responsible for converting AHB transactions (reads and writes) into APB protocol operations. It generates the appropriate APB control signals, including Penable, Pwrite, Pselx, Paddr, and Pwdata

# WAVEFORM





# SYNTHESIS






# AHB2APB BRIDGE


- Connects AHB Slave Interface and APB Controller
- Ensures end-to-end transaction flow between buses
- Generates final outputs and response signals
- The AHB2APB Bridge integrates the AHB Slave Interface and APB Controller, converting AHB transactions to APB transactions and vice versa. It manages the protocol conversion and the synchronization between the two different bus systems.

# WAVEFORM





# AHB2APB BRIDGE



# CONCLUSION AND LEARNING OUTCOMES

- Successfully designed and implemented an **AHB2APB Bridge**.
- Verified design functionality through **simulation and waveform analysis**.
- Gained hands-on experience in **AMBA protocols, RTL design, and verification**.
- The bridge efficiently connects high-speed and low-speed peripherals in SoC systems.
- Tools: Verilog (RTL Design), ModelSim (Simulation and Verification), Quartus Prime (Design Synthesis)
- The AHB2APB bridge design project has successfully achieved its primary objective of designing and implementing a bridge that interfaces between two popular on-chip communication buses: AHB (Advanced High-performance Bus) and APB (Advanced Peripheral Bus). The project involved understanding the nuances of both bus protocols, designing the necessary interface components, synthesizing the design, and performing various optimizations to meet the performance and resource requirements.
- Achievements: Designed an efficient top-level AHB2APB bridge module that successfully manages the data, address, and control signal translation between AHB and APB. Implemented key features such as FIFO buffers to handle burst transfers, ensuring smooth data flow and efficient buffering during communication. Developed and verified AHB and APB interfaces, both of which were tested through simulation and waveform analysis to validate functionality.
- Challenges Faced: Understanding Protocols, Signal Synchronization, Timing and Performance Optimization, Debugging and Verification
- Optimizations Performed: FIFO Buffering, Clock Domain Crossing, Timing Optimization, Resource Optimization
- Real-World Applications of the AHB2APB Bridge: Embedded Systems, Consumer Electronics, Automotive Systems, Industrial Control Systems
- Key Learnings from the Project: In-depth Knowledge of Bus Protocols, Complexity of Bus Interfacing, Optimizing Designs for Resource and Timing, Simulation and Debugging Skills

# ACKNOWLEDGMENT

I would like to express my gratitude to **Maven Silicon** for providing this learning opportunity and valuable guidance throughout the project.



## CERTIFICATE OF COMPLETION

This is to certify that Mr./Ms. .... **Adhiraj Mandal** ..... a student  
of **B.TECH** ..... from ..... **Indian Institute of Engineering Science and**  
**Shibpur, West Bengal** ..... & ..... has successfully  
completed **VLSI Design Internship Program** from ..... **04-12-2024** ..... to ..... **18-01-2025**.

During the internship program with us, they worked on **AHBtoAPB Bridge RTL Design** project.

We wish them all the best for their future endeavours.

Date: **30-01-2025**

Place: **Bengaluru**

MSUID: **MS/23-24/5794**



**SIVAKUMAR P R**

FOUNDER & CEO, MAVEN SILICON

# LOW POWER ML ACCELERATOR (RTL DESIGN) IN VERILOG

# LOW POWER ML ACCELERATOR (RTL DESIGN) IN VERILOG

- **Objective:**  
To design a parameterized **machine learning accelerator datapath** in Verilog with **low-power techniques** (clock gating and operand gating) and verify its functionality and efficiency through RTL simulation and synthesis.
- Designed and implemented a parameterized low-power ML accelerator datapath in Verilog, featuring a pipelined MAC array, SRAM buffers, and an FSM-based controller
- Implemented low-power techniques such as clock and operand gating to minimize switching activity and dynamic power

# SYSTEM ARCHITECTURE

- **MAC Array:** Performs multiply-accumulate operations for neural computations.
- **SRAM Buffer:** Temporary data storage for input/output tensors.
- **Controller (FSM):** Manages data flow, compute scheduling, and power states.
- **Top Module:** Integrates all submodules and handles start/done signaling

# MAC (MULTIPLY-ACCUMULATE) UNIT

## Purpose:


Implements the core arithmetic operation for neural computations.

## Key Features:

- Parameterized bit-width for flexible precision (e.g., 8/16 bits).
- Pipelined operation for higher throughput.
- Low-power operand gating — computation disabled when inputs are zero.

## Verilog Modules:

- mac.v — single MAC block
- mac\_array.v — 2D array of MACs working in parallel



# SRAM BUFFER

## Purpose:


Provides local storage for inputs, weights, and intermediate outputs.

## Design Details:

- Dual-port memory (read/write) interface.
- Parameterized address and data widths.
- Sequential access controlled by FSM.

## Low-Power Aspects:

- Read/write only when enabled by controller.
- Idle cycles automatically clock-gated.



# CONTROLLER (FSM)

## Purpose:


Coordinates all modules — manages data movement and operation phases.

## FSM States:

- IDLE – Wait for start signal
- LOAD – Fetch input and weight data
- COMPUTE – Trigger MAC array computation
- WRITEBACK – Store results to SRAM

## Implemented In: controller.v

- Parameterized FSM for flexibility
- Sequential control ensures proper timing between memory and MAC array
- Designed in pure Verilog for synthesis compatibility




# TOP MODULE INTEGRATION

## Purpose:

Combines all functional blocks into a single synthesizable design.

## Responsibilities:

- Instantiate and connect controller, mac\_array, and sram\_buffer.
- Manage clk, reset, start, and done signals.
- Provide a clean top-level interface for synthesis and testbench simulation.



# LOW-POWER DESIGN TECHNIQUES

- **Clock Gating:** Disabled inactive modules' clock signals to reduce dynamic power.
- **Operand Gating:** Prevented unnecessary switching when operands are zero or idle.
- **Parameterization:** Allowed scaling of MAC size and buffer depth for trade-off analysis


# VERIFICATION & RESULTS

## Verification:

- Developed a **self-checking testbench** in ModelSim (tb\_top\_accel.v).
- Verified correctness of dataflow and FSM sequencing.
- Monitored start/done signals and validated memory transactions.

## Results:

- Design passed RTL simulation successfully.
- Synthesis reports confirmed optimized timing and reduced power through gating.



# RESULTS & KEY LEARNINGS

## Results:

- Functional accelerator verified successfully at RTL level.
- Achieved power reduction via gating techniques (observed through synthesis metrics).
- Implemented RTL using Verilog HDL and simulated with ModelSim for correctness.
- Designed a self-checking testbench to automate validation of start/done and output behavior.
- Synthesized design in Quartus Prime to obtain timing, resource, and power utilization.
- Performed design synthesis using Quartus Prime, and simulation/verification using a self checking testbench in ModelSim

## Key Learnings:

- RTL design and FSM-based control for ML accelerators.
- Integrating low-power concepts at architectural level.
- Practical flow of simulation → synthesis → analysis.

# LOW POWER UART AND TIMER IP BLOCK FOR SOC INTEGRATION IN VERILOG

# LOW POWER UART AND TIMER IP BLOCK FOR SOC INTEGRATION IN VERILOG

## **Objective:**

To design and verify low-power UART and Timer IP cores with SoC integration support, focusing on efficient communication and timing modules.

## **Key Features:**

- Synthesizable Verilog implementation of UART and Timer
- Memory-mapped registers for software access
- Interrupt (IRQ) generation and clock gating for low power
- SoC wrapper for seamless integration
- Verified using self-checking testbenches in ModelSim
- Designed and verified a low-power UART (baud generator, TX/RX) and a programmable Timer IP in synthesizable Verilog for SoC integration
- Implemented memory-mapped control registers, interrupt (IRQ) lines, clock-gating, a SoC wrapper, and comprehensive self-checking testbenches

# UART IP DESIGN

## Modules Implemented:

- **Baud Rate Generator:** Generates accurate clock pulses for UART communication.
- **Transmitter (TX):** Serializes parallel data for transmission.
- **Receiver (RX):** Deserializes incoming serial data.

## Key Highlights:

- Parameterizable baud rates
- Start/stop bit and parity support
- Low-power operation with clock gating

# UART BAUD GENERATOR

## Function:

Generates baud rate clock pulses derived from the system clock to synchronize UART TX and RX.


## Features:

- Configurable baud divisor
- Low power using clock enable logic
- Stable timing for data transmission

## Verification:

- Simulated at different baud rates
- Verified pulse timing accuracy

uart\_baud\_gen:baud\_gen\_inst



# UART TRANSMITTER (TX)

## Function:


Converts parallel data into serial bitstream for transmission.

## Key Features:

- Adds start and stop bits
- Shifts data bits out at baud clock edges
- TX Busy signal for status monitoring

## Verification:

- Checked for correct bit framing
- Verified data sequence and timing



# UART RECEIVER (RX)

## Function:


Converts incoming serial data into parallel form for CPU read.

## Key Features:

- Detects start bit automatically
- Samples data bits at baud intervals
- Sets RX Done interrupt flag

## Verification:

- Tested under varying baud mismatch
- Validated stop-bit detection accuracy




# TIMER IP DESIGN

## Modules Implemented:

- **Programmable Counter:** Configurable for up/down counting.
- **Control and Status Registers:** Memory-mapped interface.
- **Interrupt Generation:** Triggers IRQ on timeout.

## Key Highlights:

- Variable timer period
- Clock enable for power efficiency
- Clean reset and interrupt handling




# SOC INTEGRATION

## SoC Wrapper Components:

- Integrated UART and Timer modules
- Memory-mapped register interface
- Shared system clock and reset
- Interrupt lines routed to CPU




## Integration Goals:

- Easy software access through address mapping
- Reusable IPs for larger SoC designs
- Low-power operation



# VERIFICATION AND RESULTS

- **Verification Approach:**
- Self-checking testbenches
- Functional and timing simulation using **ModelSim**
- RTL synthesis using **Quartus Prime**
- **Results:**
- 100% functional coverage for UART and Timer test cases
- Verified interrupt and memory-mapped communication
- Successfully synthesized with no timing violations



# TOOLS & TECHNOLOGIES

- **HDL:** Verilog
- **Simulation:** ModelSim
- **Synthesis:** Quartus Prime
- **Design Methodology:** RTL → Testbench → Synthesis → Verification
- Performed design synthesis using Quartus Prime, and simulation/verification using ModelSim

# KEY LEARNINGS

- RTL design flow and modular IP development
- Memory-mapped I/O and SoC integration
- Low-power design techniques (clock gating)
- Writing self-checking testbenches
- Verification workflow in industry tools


# CONCLUSION

## Outcome:

Designed, verified, and synthesized two SoC-compatible IP cores (UART + Timer) with low-power and interrupt capabilities.

## Future Work:

- Add APB/AHB bus interface for advanced SoC integration
- Extend testbench for constrained-random verification (SystemVerilog/UVM)



# AI-POWERED HDL GENERATION TOOL FOR ASIC/FPGA RTL DESIGN & TESTBENCH

# AI-POWERED HDL GENERATION TOOL FOR ASIC/FPGA RTL DESIGN & TESTBENCH

- Developed an AI-powered Verilog generation tool that converts natural-language specs or JSON specs into synthesizable, parameterized RTL and self-checking testbenches using LLMs, prompt engineering, and heuristic post-processing to produce download-ready Verilog files
- The tool accelerates front-end design workflows for ASIC/FPGA development.

# MOTIVATION / PROBLEM STATEMENT

## **Problem:**

- RTL and testbench creation is time-consuming and repetitive.
- Engineers often manually translate written specs into Verilog modules.
- Need for automation to speed up design prototyping and reduce human error.

## **Goal:**

Automate Verilog RTL and testbench generation directly from textual or file-based specifications.

# PROPOSED SOLUTION

- Used an AI-based code generation pipeline leveraging large language models.
- Input: Natural-language or JSON specification.
- Output: Synthesizable Verilog RTL and its corresponding testbench.
- Integrated heuristic post-processing to ensure clean, synthesizable HDL output.
- Built an interactive front-end using Streamlit for user-friendly prompt/file-based input and code download.

# SYSTEM ARCHITECTURE

- User Prompt / Spec File → LLM Backend → RTL & TB Generation → Output Display & Download

## Key Components:

- **Frontend:** Streamlit-based interface for input & output visualization
- **Backend:** Python module integrating OpenRouter/OpenAI LLM API
- **Code Modules:** RTL generator, testbench generator, file manager

# DEMONSTRATION AND RESULTS / OUTPUT EXAMPLES

- **Examples:**
  - 4-bit ALU
  - D Flip-Flop
  - Counter (8 bit up/down Counter)
  - FIFO (8x8 FIFO)
  - AXI4-Lite Memory Mapped Timer Peripheral ( using spec file)
- **Outcome:**

Generated Verilog modules and testbenches that are synthesizable and simulate correctly

# USER INTERFACE

The screenshot shows a web-based application interface for generating Verilog RTL and Testbenches. At the top, there is a header bar with a back arrow, a refresh button, and a URL field showing "localhost:8501". To the right of the URL are several icons: a magnifying glass for search, a star for bookmarks, a gear for settings, a profile picture, and a "Update" button. On the far right of the header are "Deploy" and three-dot menu buttons.

The main content area has a title "Adhiraj's AI Verilog RTL + Testbench Generator" with a link icon. Below it is a section titled "Enter your prompt/specifications:" with a "Prompt" placeholder text area. Underneath this is a note "Or upload a .txt spec file" followed by a file upload input field with a "Drag and drop file here" placeholder and a "Browse files" button. At the bottom of the form is a "Generate RTL & Testbench" button.

# INPUT

# ALU

# OUTPUT

localhost:8501

Deploy

## Adhiraj's AI Verilog RTL + Testbench Generator

Enter your prompt/specifications:

Prompt

Design a 4-bit ALU in Verilog that supports basic arithmetic and logic operations like addition, subtraction, AND, OR, XOR, shift, increment, and decrement.

Press Ctrl+Enter to apply

Or upload a .txt spec file

Drag and drop file here  
Limit 200MB per file • TXT

Browse files

Generate RTL & Testbench

localhost:8501

Deploy

### Generated RTL Code

```
module alu_4bit (
    input [3:0] a,
    input [3:0] b,
    input [2:0] op,
    output reg [3:0] result,
    output reg carry
);
    always @(*) begin
        case(op)
            3'b000: {carry,result} = a + b;
            3'b001: {carry,result} = a - b;
            3'b010: result = a & b;
            3'b011: result = a | b;
            3'b100: result = a ^ b;
            3'b101: result = ~ (a | b);
            default: result = 4'b0000;
        endcase
    end
endmodule
```

Download RTL (.v)


### Generated Testbench Code

```
module tb_alu_4bit;
reg [3:0] a,b;
reg [2:0] op;
wire [3:0] result;
wire carry;

alu_4bit uut(.a(a),.b(b),.op(op),.result(result),.carry(carry));

initial begin
    a=4'd3; b=4'd5; op=3'b000;
    #10 op=3'b001;
    #10 op=3'b010;
    #10 op=3'b011;

```



# D FLIP FLOP

INPUT

The screenshot shows the 'INPUT' section of the application. At the top, there is a search bar, a star icon, a gear icon, and an 'Update ...' button. Below the search bar, the URL 'localhost:8501' is displayed. A large text area labeled 'Adhiraj's AI Verilog RTL + Testbench Generator' contains the prompt: 'Enter your prompt/specifications:'. Inside this area, a red-bordered text input field contains the text 'Generate Verilog code for a positive-edge triggered D Flip-Flop with asynchronous reset'. Below this input field, there is a file upload section with a 'Drag and drop file here' button and a 'Browse files' button. A note says 'Or upload a .txt spec file Limit 200MB per file • TXT'. At the bottom of the input section, there is a 'Generate RTL & Testbench' button.

OUTPUT

The screenshot shows the 'OUTPUT' section of the application. At the top, there is a search bar, a star icon, a gear icon, and an 'Update ...' button. Below the search bar, the URL 'localhost:8501' is displayed. A 'Deploy' button is located at the top right. In the center, there is a 'Generated RTL Code' section containing the following Verilog code:

```
module dff (
    input clk,
    input rst,
    input d,
    output reg q
);
always @ (posedge clk or posedge rst) begin
    if(rst) q <= 0;
    else q <= d;
end
endmodule
```

Below this, there is a 'Download RTL (.v)' button. Further down, there is a 'Generated Testbench Code' section containing the following SystemVerilog testbench code:


```
module tb_dff;
reg clk,rst,d;
wire q;

dff uut(.clk(clk),.rst(rst),.d(d),.q(q));

initial clk=0;
always #5 clk = ~clk;

initial begin
    rst=1; d=0; #10 rst=0;
    d=1; #10 d=0;
    #50 $finish;
end
endmodule
```

At the bottom, there is a 'Download Testbench (.v)' button.



# 8 BIT UP/DOWN COUNTER

INPUT

OUTPUT

localhost:8501



Deploy

## Adhiraj's AI Verilog RTL + Testbench Generator

Enter your prompt/specifications:

Prompt

Generate Verilog code for an 8-bit up/down counter with enable and asynchronous reset.

Press Ctrl+Enter to apply

Or upload a .txt spec file

Drag and drop file here

Limit 200MB per file • TXT

Browse files

Generate RTL & Testbench

localhost:8501



Deploy

### Generated RTL Code

```
module counter8 (
    input clk,
    input rst,
    input en,
    input up_down, // 1=up, 0=down
    output reg [7:0] count
);
    always @(posedge clk or posedge rst) begin
        if(rst) count <= 8;
        else if(en) count <= up_down ? count+1 : count-1;
    end
endmodule
```

Download RTL (.v)

### Generated Testbench Code


```
module tb_counter8;
reg clk,rst,en,up_down;
wire [7:0] count;

counter8 uut(.clk(clk),.rst(rst),.en(en),.up_down(up_down),.count(count));

initial clk=0;
always #5 clk=~clk;

initial begin
    rst=1; en=0; up_down=1; #10 rst=0; en=1;
    #50 up_down=0;
    #50 $finish;
end
endmodule
```

Download Testbench (.v)



# INPUT

# 8X8 FIFO

# OUTPUT

localhost:8501



Deploy ::

## Adhiraj's AI Verilog RTL + Testbench Generator

Enter your prompt/specifications:

Prompt

Generate Verilog code for an 8x8 FIFO buffer with write enable, read enable, full and empty flags.

Press Ctrl+Enter to apply

Or upload a txt spec file



Drag and drop file here

Limit 200MB per file • TXT

Browse files

Generate RTL & Testbench



localhost:8501


### Generated RTL Code

```
module fifo8x8 (
    input clk,
    input rst,
    input wr_en,
    input rd_en,
    input [7:0] din,
    output reg [7:0] dout,
    output reg full,
    output reg empty
);
reg [7:0] mem [8:7];
reg [2:0] wptr,rptr;
reg [3:0] count;

always @ (posedge clk or posedge rst) begin
    if(rst) begin
        wptr<=0; rptr<=0; count<=0;
        full<=0; empty<=1;
    end else begin
        if(wr_en && !full) begin
            mem[wptr]=din;
            wptr=wptr+1;
            count=count+1;
        end
        if(rd_en && !empty) begin
            dout=mem[rptr];
            rptr=rptr+1;
            count=count-1;
        end
        full <= (count==8);
        empty <= (count==0);
    end
endmodule
```

Download RTL (.v)

### Generated Testbench Code



# AXI4-LITE MEMORY MAPPED TIMER PERIPHERAL

INPUT

OUTPUT

## Adhiraj's AI Verilog RTL + Testbench Generator

Enter your prompt/specifications:

Prompt  
Generate a synthesizable Verilog module implementing an AXI4-Lite memory-mapped timer peripheral based on the specifications mentioned in the specs file attached.

Or upload a .txt spec file

Drag and drop file here  
Limit 200MB per file - TXT

axi\_timer\_specs.txt 3.4KB

Generate RTL & Testbench


SPEC FILE

```
{  
    "module_name": "axi_timer",  
    "description": "AXI4-Lite memory-mapped timer peripheral with programmable prescaler, auto-reload, compare interrupt, and status flags.",  
    "parameters": {  
        "ADDR_WIDTH": 4,  
        "DATA_WIDTH": 32,  
        "PRESCALER_WIDTH": 16,  
        "COUNT_WIDTH": 32  
    },  
    "interfaces": {  
        "clock_reset": {  
            "clk": "System clock input",  
            "rst_n": "Active-low asynchronous reset"  
        },  
        "axi4_lite_slave": {  
            "description": "Standard AXI4-Lite slave interface for register read/write access",  
            "signals": [  
                "axi_awaddr", "axi_awvalid", "axi_awready",  
                "axi_wdata", "axi_wstrb", "axi_wvalid", "axi_wready",  
                "axi_bresp", "axi_bvalid", "axi_bready",  
                "axi_araddr", "axi_arvalid", "axi_arready",  
                "axi_rdata", "axi_rresp", "axi_rvalid", "axi_rready"  
            ]  
        },  
        "interrupt": {  
            "irq": "Interrupt output signal asserted when compare match occurs and IRQ enabled"  
        }  
    },  
    "register_map": [  
        {  
            "name": "CTRL",  
            "address_offset": "0x00",  
            "access": "read/write",  
            "description": "Control register",  
            "fields": [  
                { "name": "ENABLE", "bit_offset": 0, "bit_width": 1, "description": "Enable timer counting" },  
                { "name": "AUTO_RELOAD", "bit_offset": 1, "bit_width": 1, "description": "Enable automatic reload from LOAD register" },  
                { "name": "IRQ_ENABLE", "bit_offset": 2, "bit_width": 1, "description": "Enable interrupt generation on compare match" },  
                { "name": "LOAD", "bit_offset": 3, "bit_width": 1, "description": "Load value into timer counter" }  
            ]  
        }  
    ]  
}
```



## Generated RTL Code

```
module axi_timer #(  
    parameter ADDR_WIDTH=4,  
    parameter DATA_WIDTH=32,  
    parameter PRESCALER_WIDTH=16,  
    parameter COUNT_WIDTH=32  
)  
(  
    input clk,  
    input rst_n,  
    output reg irq,  
    input [ADDR_WIDTH-1:0] axi_awaddr,  
    input axi_awvalid,  
    output reg axi_awready,  
    input [DATA_WIDTH-1:0] axi_wdata,  
    input [3:0] axi_wstrb,  
    input axi_wvalid,  
    output reg axi_wready,  
    output reg [1:0] axi_bresp,  
    output reg axi_bvalid,  
    input axi_bready,  
    input [ADDR_WIDTH-1:0] axi_araddr,  
    input axi_arvalid,  
    output reg axi_arready,  
    output reg [DATA_WIDTH-1:0] axi_rdata,  
    output reg [1:0] axi_rrsp,  
    output reg axi_rvalid,  
    input axi_rready  
,  
    // Simplified timer logic (pre-determined)  
    reg [PRESCALER_WIDTH-1:0] prescaler;  
    reg [COUNT_WIDTH-1:0] load,count,cmp;  
    reg enable,auto_reload,irq_enable;  
    reg irq_pending;  
  
    always @(posedge clk or negedge rst_n) begin  
        if(!rst_n) begin  
            count<=0; prescaler<=0; irq<=0; irq_pending<=0;  
        end else begin  
            // simple tick increment  
        end  
    end  
);  
endmodule
```



# TOOLS & TECHNOLOGIES

## Tools & Tech Used:

- Python
- Streamlit
- OpenRouter / OpenAI (LLMs)
- Verilog (RTL & TB)
- Spyder

# IMPACT / FUTURE SCOPE

## Impact:

- Reduced manual RTL design time.
- Accelerated design-space exploration and verification.
- Potential for integration into EDA workflows.

## Future Scope:

- Add automated simulation feedback loops.
- Integrate coverage analysis and synthesis validation.
- Extend to VHDL and SystemVerilog.



# DISEASE PREDICTOR AND TREATMENT RECOMMENDER

# DISEASE PREDICTOR AND TREATMENT RECOMMENDER

- To predict the most likely disease based on user-input symptoms using machine learning, and recommend suitable treatments.

- **Technologies Used:**

Python · Pandas · Scikit-learn · Random Forest · CountVectorizer · Joblib

- **How It Works:**

- **Input:** User enters symptoms as comma-separated text
- **Preprocessing:** Symptoms are vectorized using CountVectorizer
- **Prediction:** A trained Random Forest classifier predicts the disease
- **Output:** Disease name and its recommended treatments are displayed

## Training Pipeline Includes:

- Text Vectorization
- Label Encoding
- Random Forest Classifier
- Model + Encoder + Treatment Map saved using joblib

**Takeaway:** This project shows how real-world medical data can be turned into a smart, interactive prediction system using machine learning.

# PPTOJECT SCREENSHOTS

INPUT

OUTPUT



## Disease Predictor & Treatment Recommender

Enter your symptoms (separated by commas) below to get the predicted disease and suggested treatments.

Symptoms (e.g. fever, cough, headache):

 Press Enter to apply

Predict Disease

## Disease Predictor & Treatment Recommender

Enter your symptoms (separated by commas) below to get the predicted disease and suggested treatments.

Symptoms (e.g. fever, cough, headache):

nose block, ear pain, throat pain

Predict Disease

Predicted Disease: Common Cold

Recommended Treatments: rest, fluids, over-the-counter medication

# TRAINING CODE

```
import pandas as pd
from sklearn.feature_extraction.text import CountVectorizer
from sklearn.preprocessing import LabelEncoder
from sklearn.ensemble import RandomForestClassifier
from sklearn.pipeline import Pipeline
import joblib
import os

# Step 1: Load dataset from Kaggle path
file_path = "C:\Adhiraj\AI_ML_upflairs_internship\python\Datasets_Symptoms.csv"
df = pd.read_csv(file_path)

# Step 2: Preprocessing
df.dropna(subset=['Symptoms', 'Name', 'Treatments'], inplace=True)
df['Symptoms'] = df['Symptoms'].str.lower().str.replace(", ", ", ,").str.replace(" ,", ", ,") # standardize

# Step 3: Define features and target
X_raw = df['Symptoms']
y_raw = df['Name']

# Step 4: Encode target variable
le = LabelEncoder()
y = le.fit_transform(y_raw)
joblib.dump(le, 'label_encoder.joblib')

# Step 5: Model pipeline
model_pipeline = Pipeline([
    ('vectorizer', CountVectorizer()),
    ('classifier', RandomForestClassifier(n_estimators=200, random_state=42))
])
model_pipeline.fit(X_raw, y)

# Step 6: Save model
joblib.dump(model_pipeline, 'disease_prediction_model.joblib')

# Step 7: Save treatment map
treatment_map = dict(zip(df['Name'], df['Treatments']))
joblib.dump(treatment_map, 'treatment_map.joblib')
```

# PREDICTION CODE

```
import joblib

# Load model, label encoder, and treatment map
model = joblib.load('disease_prediction_model.joblib')
le = joblib.load('Label_encoder.joblib')
treatment_map = joblib.load('treatment_map.joblib')

# Take input symptoms
input_symptoms = input("Enter symptoms separated by commas: ").lower().replace(", ", ",,").replace(" ,", ",")

# Predict
predicted_label = model.predict([input_symptoms])[0]
predicted_disease = le.inverse_transform([predicted_label])[0]
treatments = treatment_map.get(predicted_disease, "No treatment info available")

print("\n🕒 Predicted Disease:", predicted_disease)
print("📝 Recommended Treatments:", treatments)
```

# CHALLENGES AND SOLUTIONS

During the project, I faced several real-world challenges and overcame them using practical techniques.

- **Handling inconsistent symptom text**

The dataset had varied symptom formats. I solved this by applying `.lower()` and `.replace()` methods to standardize user input and dataset values.

- **Mapping predictions back to disease names**

Since the model used encoded labels, I used `LabelEncoder` and its `inverse_transform()` method to convert predicted labels back to readable disease names.

- **Model not understanding similar symptoms**

Free-text symptoms made matching difficult. I used `CountVectorizer` to convert symptom text into numerical vectors that the model could learn from.

- **Organizing code and making it reusable**

To keep the project clean, I separated the training and prediction code and used a pipeline to manage preprocessing and modeling in one step.

- **Managing saved files and reusability**

I used `joblib` to save the model, encoder, and treatment map, which made reusing and deploying the project much easier and reliable.

**Takeaway:** Each challenge helped me learn practical machine learning skills like data cleaning, model persistence, and user-focused program design

# IMPACT AND METRICS

My project demonstrated how machine learning can be applied to real-world healthcare problems like symptom-based disease prediction. Here's what I achieved:

- **Model Accuracy & Performance**

Trained a Random Forest Classifier on symptom text Achieved accurate disease predictions in testing with real user inputs Delivered relevant treatment suggestions for each predicted disease

- **Efficiency & Reusability**

Used a full ML pipeline with CountVectorizer and RandomForestClassifier Saved the model, label encoder, and treatment map using joblib for reuse Created a clean, console-based user interface for real-time symptom input

- **Technical Deliverables**

- Trained ML model saved as `disease_prediction_model.joblib`
- Label mapping with `label_encoder.joblib`
- Treatment dictionary with `treatment_map.joblib`
- Interactive Python-based prediction system

- **Tools & Libraries Used**

Python · Pandas · Scikit-learn · Joblib · VS Code / Spyder

**Takeaway:** This project not only improved my understanding of machine learning workflows but also taught me how to turn a dataset into a functional, user-facing solution.

# NEXT STEPS AND LEARNINGS

- Key Learnings from the Internship:
- Gained hands-on experience in Python programming, data preprocessing, and machine learning
- Understood how to use libraries like Pandas, NumPy, and Scikit-learn to build real ML models
- Learned to structure projects, save models, and build user-friendly interfaces
- Developed critical problem-solving skills through real challenges
- What I Plan to Do Next:
- Explore more advanced ML algorithms like XGBoost and LightGBM
- Learn deep learning topics like CNNs and RNNs using TensorFlow/Keras
- Try deploying models on web platforms using Flask or Streamlit
- Work on more datasets from domains like healthcare, finance, and NLP
- Start contributing to GitHub and participating in Kaggle competitions to improve skills further
- Takeaway: This internship was a major milestone in my AI/ML journey and gave me the confidence to build real, impactful projects

# ACKNOWLEDGMENTS

I would like to express my gratitude to **Upflairs** for providing this learning opportunity and valuable guidance throughout the project.



## CERTIFICATE OF COMPLETION

Proudly Presented to

*Adhiraj Mandal*

B.Tech. IV Sem. | Department of Electronics and Communication Engineering

from **Indian Institute of Engineering Science & Technology**  
has successfully completed 60 Days Summer Internship &  
Training Program on **Data Science with Machine  
Learning & AI** from 1<sup>st</sup> May 2025 to 30<sup>th</sup> June 2025  
organized by **Upflairs Pvt. Ltd.**




Siddharth Singh  
Founder & Director  
Upflairs Pvt. Ltd.

Enrollment No. :  
**UF/0525/6134**



#startupindia



# IMAGE RECOGNITION AND CLASSIFICATION USING DEEP LEARNING

# PROBLEM STATEMENT

- Build an image classification model using Convolutional Neural Networks (CNN).
- Train the model on the CIFAR-10 dataset containing 10 object categories.
- Enable automatic recognition of objects in input images.
- Use learned features from training data to classify new, unseen images accurately.

## DATASET USED – CIFAR-10

- CIFAR-10 is a labeled image dataset widely used for machine learning research.
- Contains 60,000 images divided into 10 different classes.
- Each image is 32x32 pixels with 3 color channels (RGB).
- Classes include: airplane, automobile, bird, cat, deer, dog, frog, horse, ship, and truck.
- Dataset is split into 50,000 training images and 10,000 testing images.

## TOOLS AND TECHNOLOGIES USED


- Python— Programming language for model development
- TensorFlow & Keras— For building and training the CNN model
- Google Colab— Cloud-based platform for training the model
- Streamlit— To create the interactive web-based frontend
- NumPy & Matplotlib— For data handling and visualization
- GitHub— For version control and project submission

# MODEL ARCHITECTURE- CONVOLUTIONAL NEURAL NETWORK (CNN)

- Input Layer: Accepts  $32 \times 32 \times 3$  RGB images
- Conv2D Layers: Extract spatial features using convolution filters
- MaxPooling Layers: Downsample feature maps to reduce complexity
- Flatten Layer: Converts 2D feature maps into 1D vector
- Dense (Fully Connected) Layers: Learn complex patterns and make predictions
- Output Layer: 10 neurons with softmax activation (for 10 classes)

# MODEL TRAINING AND ACCURACY

- Model trained on 50,000 images from the CIFAR-10 training set
- Used categorical crossentropy as the loss function
- Adam optimizer for efficient training
- Achieved 77.36% training accuracy and 70.51% validation accuracy
- Training and validation accuracy were plotted to monitor performance
- Final model saved as `cnn_model.keras` for deployment



## FRONT END – STREAMLIT APP

- Built a simple and interactive web interface using Streamlit
- Users can upload an image from their device
- The trained CNN model predicts the image class instantly
- Displays both the uploaded image and the predicted label
- Makes it easy to demo and test the model without writing code

# MODEL DEMO- IMAGE PREDICTIONS

- Demonstrated real-time predictions using the Streamlit app
- Uploaded test images such as airplane, dog, and ship
- The model correctly identified the uploaded images
- Showcases the model's practical usability and performance

# INPUT


The screenshot shows a web application titled "Image Classifier using Deep Learning". At the top, there is a header bar with icons for star, settings, user, and more. Below the title, a sub-header says "Upload an image, and the AI will predict what it is!". A file upload section contains a "Drag and drop file here" button with a cloud icon, a "Limit 200MB per file • JPG, JPEG, PNG" note, and a "Browse files" button. A file named "ai\_test.jpg" is listed with a size of 37.3KB. Below this is a yellow warning box stating: "The use\_column\_width parameter has been deprecated and will be removed in a future release. Please utilize the use\_container\_width parameter instead." At the bottom, there is a thumbnail preview of the uploaded airplane image.

# OUTPUT


The screenshot shows the output interface of the same web application. At the top, there is a header bar with icons for star, settings, user, and more. Below the header, a message in a yellow box says: "utilize the use\_container\_width parameter instead.". The main content area displays the uploaded airplane image, which is a white and blue commercial airplane flying against a blue sky with white clouds. Below the image, the text "Uploaded Image" is displayed. At the bottom, a green box shows the prediction result: "Prediction: airplane (1235.74% confidence)".

The tool has correctly predicted the airplane and classified the image accurately

# INPUT



# OUTPUT



The tool has correctly predicted the cat and classified the image accurately

# INPUT

## Image Classifier using Deep Learning

Upload an image, and the AI will predict what it is!

Choose an image...

Drag and drop file here

Limit 200MB per file • JPG, JPEG, PNG

Browse files

aitest4.jpg 95.2KB

X

The `use_column_width` parameter has been deprecated and will be removed in a future release. Please utilize the `use_container_width` parameter instead.



# OUTPUT



Uploaded Image

Prediction: horse (348.08% confidence)

The tool has correctly predicted the horse and classified the image accurately

# WHAT I LEARNED

- Gained hands-on experience with image classification using CNN
- Learned how to preprocess datasets and train deep learning models
- Understood the importance of model evaluation and accuracy tracking
- Explored how to create a simple frontend using Streamlit
- Learned how to save and load models for deployment
- Improved my skills in Python, TensorFlow, and project structuring

# THANK YOU

I would like to express my gratitude to **YBI Foundation** for providing this learning opportunity and valuable guidance throughout the project.

## CERTIFICATE



Corporate Identification Number  
**U80903DL2020NPL371984**

19894000000177074



# Ybi Foundation

This is to Certify that

**ADHIRAJ MANDAL**

has self motivation and willingness to learn, engage in day to day tasks and projects with high level of professionalism in

**Data Science and Machine Learning**

**Internship Period: 2 Months, Completion on: Monday, Jun 30 2025**



Scan QR Code

Check Credential Id for Certificate Verification : **CJM3BDK39ABWP**



MINISTRY OF  
CORPORATE  
AFFAIRS  
GOVERNMENT OF INDIA



9001Certified

Monday, Jun 30 2025

Dr. Alekya Yadav

*Ybi Foundation*  
ADHIRAJ MANDAL

Issue Date:  
Monday, Jun 30 2025

[www.ybifoundation.com](http://www.ybifoundation.com)

(+91) 966 798 7711

Self generated by intern

[support@ybifoundation.com](mailto:support@ybifoundation.com)

# THANK YOU

ADHIRAJ MANDAL

B.TECH. ELECTRONICS AND TELECOMMUNICATION ENGINEERING

INDIAN INSTITUTE OF ENGINEERING SCIENCE AND TECHNOLOGY

(IIEST SHIBPUR)