

FPGA-Based True Random Number Generation Using Programmable Delays in Oscillator-Rings


By-Aditya Sharma (19115011)



True Random Number Generators




- ☐ True Random Number Generators (TRNGs) are widely used in cryptographic applications such as key generation, random padding bits, and generation of challenges in authentication protocols.
- ☐ The TRNGs must fulfill strict statistical requirements, be unpredictable and generate truly random numbers by making use of a physical source that is non-deterministic.
- ☐ Typical TRNGs use a single source of entropy and post-processing operation.
- ☐ FPGA-based TRNGs derive entropy from the jitter of Ring Oscillators [1].
- ☐ However, the entropy of the output bit sequence from the TRNG is drastically reduced when equal length oscillator rings configured in FPGAs are highly correlated with each other due to identical delays.
- ☐ To address this issue, we use programmable delay lines (PDLs) in the oscillator rings to create higher variation in RO oscillations from cycle to cycle and causes jitter in generated RO clocks [2].




RO-based TRNG: Overview






Since digital value of an oscillator's output changes periodically, its random jitter is used to generate a stream of truly random bits with DFF based sampler



DFF sampling each RO's output protect XOR tree from high RO switching activity


RO-based TRNG: Design






RO-based TRNG: Constraints & Synthesis





```
create clock -period 10.000 -name clk -waveform {0.000 5.000} -add clk
    set property PACKAGE PIN Y9 [get ports clk]
    set property IOSTANDARD LVCMOS18 [get ports clk]
    set property PACKAGE PIN F22 [get ports clr]
    set property IOSTANDARD LVCMOS18 [get ports clr]
    set property PACKAGE_PIN G22 [get ports en]
    set property PACKAGE PIN T22 [get ports rand num]
    set property IOSTANDARD LVCMOS18 [get ports en]
    set property IOSTANDARD LVCMOS18 [get ports rand num]
    set property ALLOW COMBINATORIAL LOOPS TRUE [get nets
    set property ALLOW_COMBINATORIAL_LOOPS TRUE [get nets
    set property ALLOW_COMBINATORIAL_LOOPS TRUE [get nets
                                                           pdl 2/z4];
    set property ALLOW_COMBINATORIAL_LOOPS TRUE [get nets
                                                           pdl 3/z4];
    set property ALLOW_COMBINATORIAL_LOOPS TRUE [get nets
                                                           pdl 4/z4];
    set property ALLOW COMBINATORIAL LOOPS TRUE [get nets
                                                           pdl 5/z4];
    set property ALLOW COMBINATORIAL LOOPS TRUE [get nets
                                                           pdl 6/z4];
    set property ALLOW_COMBINATORIAL_LOOPS TRUE [get nets
    set property ALLOW COMBINATORIAL LOOPS TRUE [get nets
    set property ALLOW_COMBINATORIAL_LOOPS TRUE [get nets
    set property ALLOW_COMBINATORIAL_LOOPS TRUE [get nets
23 | set property ALLOW_COMBINATORIAL_LOOPS TRUE [get nets
```

Since the RO is also taken up as combinatorial loop, this warning is suppressed manually for all PDLs



RO-based TRNG: Implementation





Future Work



Post-processing techniques could be added to the current implementation to increase overall TRNG entropy.
NIST statistical tests need to be employed on the generated random bitstream to verify its proposed entropy effectiveness.
We also plan to work on RO-based TRNG designs with a much larger set of LUT instances, i.e., for increased jitter, and evaluate the relative improvement in entropy.
As an extension of the work, we plan to employ serialized/pipelining/parallelism techniques to implement RO-based TRNGs.

References



- [1] B. Sunar, W. J. Martin, and D. R. Stinson, "A provably secure true random number generator with built-in tolerance to active attacks," IEEE Trans. Comput., vol. 56, no. 1, pp. 109–119, Jan. 2007.
- [2] N. Nalla Anandakumar, S. K. Sanadhya and M. S. Hashmi, "FPGA-Based True Random Number Generation Using Programmable Delays in Oscillator-Rings," in *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 67, no. 3, pp. 570-574, March 2020, doi: 10.1109/TCSII.2019.2919891.
- [3] https://digilent.com/reference/ media/zedboard:zedboard ug.pdf

Thank You!