Project 1 - Part 2

Adil Hydari

October 22, 2024

1 Lab 1

1.1 Part 1

Benchmark	Total # of Instructions	Load %	Store %	Uncond Branch %	Cond Branch %	Integer Computation %	Floating pt Computation %
anagram.alpha	25,597,771	25.36	9.93	4.46	10.30	44.63	5.31
go.alpha	545,812,145	30.62	8.17	2.58	10.96	47.64	0.03
compress.alpha	88,337	1.66	79.05	0.19	5.78	13.30	0.00
gcc.alpha	337,341,325	24.67	11.47	4.12	13.33	46.30	0.11

Table 1: Instruction breakdown for given benchmarks

1.2 Part 2

Alpha Benchmark	Total # of Instructions	Load %	Store %	Uncond Branch %	Cond Branch %	Integer Computation %	Floating pt Computation %
test.math	49,604	17.24	10.38	3.92	11.16	55.27	1.87
test.fmath	19,693	17.88	12.40	4.65	11.50	53.00	0.42
test.llong	10,821	18.09	14.33	5.32	12.78	49.19	0.10
test-printf	983,667	18.00	10.73	4.82	11.39	54.84	0.09

Table 2: Instruction breakdown for Alpha benchmarks

Pisa Benchmark	Total # of Instructions	Load %	Store %	Uncond Branch %	Cond Branch %	Integer Computation %	Floating pt Computation %
test.math	213,745	15.96	10.66	4.22	13.85	54.42	0.88
test.fmath	53,504	16.14	14.41	4.24	15.11	49.95	0.11
test.llong	29,687	16.33	17.99	4.37	15.45	45.82	0.00
test-printf	1,813,937	19.22	9.28	5.13	17.01	49.33	0.01

Table 3: Instruction breakdown for Pisa benchmarks

1.3 Comparison with Histogram




Figure 1: Comparison of Instruction Types (Averages) Between Alpha and Pisa ISAs

Seems like PISA generates a lot more instructions, compared to Alpha, from the compiler, this indicates that the perhaps PISA's MIPs implementation is more CISC like when compared to the Alpha ISA.

2 Lab 6

2.1 Tests




Figure 2: Miss Ratio vs Associativity for I-Cache

Miss Ratio (I-Cache)	1-way	2-way	4-way	8-way
32 sets	0.4269	0.3734	0.2879	0.1983
64 sets	0.3764	0.2920	0.2255	0.1613
128 sets	0.3030	0.2268	0.1618	0.1028
256 sets	0.2503	0.1720	0.0994	0.0176
512 sets	0.1833	0.1010	0.0348	0.0142

Table 4: Miss Ratio for I-Cache




Figure 3: Miss Ratio vs Associativity for D-Cache

Miss Ratio (D-Cache)	1-way	2-way	4-way	8-way
32 sets	0.1372	0.0503	0.0236	0.0186
64 sets	0.0654	0.0281	0.0187	0.0184
128 sets	0.0409	0.0223	0.0185	0.0177
256 sets	0.0274	0.0195	0.0178	0.0177
512 sets	0.0210	0.0180	0.0177	0.0177

Table 5: Miss Ratio for D-Cache

2.2 Cache Simulation Analysis

2.2.1 Questions and Answers

Q1: For a given number of sets, what effect does increasing associativity have on the miss ratio?

For a given number of sets, increasing associativity reduces the miss ratio. This is evident from the tables where, for each fixed number of sets, the miss ratio decreases as the associativity increases. Higher associativity allows more blocks to be in the same set, reducing conflict misses caused by multiple blocks competing for the same cache location.

Q2: For a given associativity, what is the effect of increasing the number of sets?

For a given associativity, increasing the number of sets decreases the miss ratio. This is because increasing the number of sets effectively enlarges the cache size (since total cache size = number of sets \times associativity \times block size), allowing more unique blocks to be stored. This reduces capacity misses, as the cache can hold more data.

Q3: For a given cache size, how does the miss ratio change when going from an associativity of one to two to four? Explain.

For a given cache size, increasing associativity from one to two to four generally leads to a reduction in the miss ratio, but the improvement diminishes with higher associativity. This is because, while higher associativity reduces conflict misses by allowing more blocks per set, the total number of unique blocks that can be stored (cache capacity) remains the same. Therefore, the initial increase from direct-mapped (1-way) to 2-way associativity shows a noticeable improvement, but going from 2-way to 4-way yields *smaller gains* due to diminishing returns.

Q4: If you were to design an Instruction cache, limited to a total cache size of 4 Kbytes, which cache organization would you choose, based solely on performance?

For designing a 4 Kbytes instruction cache based on performance, the best choice is a **4-way set-associative cache with 32 sets**. This configuration offers the lowest miss ratio among the options with the same cache size (4 Kbytes).

- Cache size = Number of sets \times Associativity \times Block size
- Assuming a block size of 32 bytes, the configurations that yield 4 Kbytes cache size are:

```
- 1-way, 128 sets
```

- 2-way, 64 sets
- 4-way, 32 sets
- From the I-Cache table:

```
-1-way, 128 sets: miss ratio = 0.3030
```

- 2-way, 64 sets: miss ratio = 0.2920
- -4-way, 32 sets: miss ratio = 0.2879 (lowest)

Q5: If you were to design a data cache, limited to a total cache size of 4 Kbytes, which cache organization would you choose, based solely on performance?

For designing a 4 Kbytes data cache based on performance, the optimal choice is a **4-way set-associative cache with 32 sets**. This configuration provides the lowest miss ratio among the available options with the same cache size. Supporting data:

- Cache size = Number of sets \times Associativity \times Block size
- Assuming a block size of 32 bytes, the configurations that yield 4 Kbytes cache size are:

```
- 1-way, 128 sets
```

- 2-way, 64 sets
- -4-way, 32 sets
- From the D-Cache table:

```
- 1-way, 128 sets: miss ratio = 0.0409
```

- 2-way, 64 sets: miss ratio = 0.0281
- 4-way, 32 sets: miss ratio = 0.0236 (lowest)

3 Problem 2

3.1 Assignment 1

- 1. What are the four main categories of cache performance optimizations? Relate these to the formula for average memory access time.
 - The goal of cache performance optimizations is to improve hit rate, reduce the miss rate, being able to make the miss penalty as few clock cycles as possible, and miss rate via parallelism. The formula for AMAT directly includes all of these variables, and thus optimizing these variables directly influences the memory access speed of the system. The specific optimizations are the number of associative sets, larger block sizes, a larger cache, and utilizing better cache replacement algorithms.
- 2. Which of these categories does associativity affect?
 - Increasing the associativity of a cache reduces the number of conflict misses by allowing a block to be placed in multiple locations. This enhancement decreases the overall miss rate, directly impacting the Miss Rate term in the AMAT formula.
- 3. Which of these categories does block size affect?
 - A larger block size can reduce the miss rate by fetching adjacent data that is likely to be accessed soon (spatial locality), thus decreasing compulsory misses. However, a larger block size can increase the miss penalty because it takes longer to transfer a bigger block of data from the next level in the memory hierarchy.

3.2 Assignment 2

- 1. How is associativity, number of blocks, number of sets and cache size related?
 - Associativity determines how many blocks can be in a single set. Higher associativity means more blocks per set.
 - The number of blocks is the total storage capacity divided by the block size.
 - The number of sets is influenced by both the total number of blocks and the associativity.
 - Cache Size depends on the block size, number of sets, and associativity.
- 2. How does these affect the average access time for L1- and L2-caches?
 - For an L1 cache: Prioritizes low hit time over miss rate.
 - (a) Increasing associativity will increase the complexity of the hardware, increasing the hit time; higher associativity reduces conflict misses, lowering the miss rate. L1 caches need low access times however, since it is the first memory outside of registers that the CPU accesses so it makes sense that the associativity for the L1 might be low.
 - (b) Increasing the number of blocks (and thus cache size) can increase the hit time due to longer access times from a larger block size; a larger cache size reduces the miss rate by storing and receiving more data on each transaction from the cache. An L1 cache is kept small on purpose, in order to have low access times to the CPU.

- (c) Increasing the number of sets (while maintaining cache size) reduces the associativity, increasing the number of conflict misses, raising the miss rate; an increased number of sets means that less collisions happen in cache, decreasing the number of conflict misses. However, if we increase the number of sets while increasing the size of cache, we reduce the conflict misses overall; the complexity of the hardware is dramatically increased, as a wider comparison would have to happen over the whole cache, increasing hit times. It makes sense for an L1 cache to have a lower number of sets to maximize the AMAT.
- For an L2 cache: Prioritizes low miss rate over hit time.
 - (a) L2 caches can afford a slightly higher hit time because they are not accessed as frequently as L1 caches; Higher associativity reduces the miss rate, which is crucial for L2 caches to prevent slower main memory accesses. An L2 cache would have a high associativity, slowing down the hit time, but decreasing the miss rate, since L2 is not accessed as frequently as L1.
 - (b) Increasing the number of blocks can increase the hit time due to longer access times; a larger cache size reduces the miss rate by storing more data on each transaction. L2 caches are designed to be larger to reduce miss rates, with a higher hit time.
 - (c) A higher set size while increasing the size of cache, increases the hit time as a larger comparison would have to happen across the cache; a higher set size means miss rate is reduced by reducing conflict misses.

3.3 Deliverable 1 Using sim-cache & test-math for Cache sizes of 32 KB, 16 KB, and 8 KB

Associativity	Number of Sets	Unified Cache Miss Rate (%)		
1-way	1024	0.0372		
2-way	512	0.0238		
4-way	256	0.0209		
8-way	128	0.0204		
1-way	512	0.0584		
2-way	256	0.0449		
4-way 128		0.0283		
8-way	64	0.0233		
1-way	256	0.0967		
2-way	128	0.0789		
4-way	64	0.0742		
8-way	32	0.0766		

Table 6: Unified Cache Simulation Results




Figure 4: Unified cache miss rate

Associativity	Number of Sets	Instruction Cache Miss Rate (%)			
1-way	1024	0.0330			
2-way	512	0.0200			
4-way	256	0.0185			
8-way	128	0.0178			
1-way	512	0.0527			
2-way	256	0.0398			
4-way	128	0.0220			
8-way	64	0.0194			
1-way	256	0.0898			
2-way	128	0.0673			
4-way	64	0.0615			
8-way	32	0.0527			

Table 7: Instruction Cache Simulation Results




Figure 5: Instruction cache miss rate

Associativity	Number of Sets	Data Cache Miss Rate (%)
1-way	1024	0.0329
2-way	512	0.0282
4-way	256	0.0275
8-way	128	0.0275
1-way	512	0.0422
2-way	256	0.0296
4-way	128	0.0276
8-way	64	0.0275
1-way	256	0.0501
2-way	128	0.0341
4-way	64	0.0298
8-way	32	0.0292

Table 8: Data Cache Simulation Results




Figure 6: Data cache miss rate

3.4 Deliverable 2

L2 data cache							
fixed total size No of sets block size (≥ 256) associativity							
512 KB	128	512	8				

Table 9: L2 Data Cache

L1 size	L1 assoc	No of sets	block size	CPI	Average Memory Access Time (cycles)
32 KB	2	1024	16	1.0395	6.2
32 KB	2	512	32	0.9646	5.16
32 KB	2	256	64	0.9253	4.64
32 KB	2	128	128	0.9107	4.12
32 KB	2	64	256	0.9157	4.328

Table 10: L1 Data Cache




Figure 7: Block size vs CPI

Figure 8: Block size vs AMAT