

Design of Differential Amplifier

| | |
|--|-----------|
| 1. Simple MOS Differential Pair with Resistor Load..... | 2 |
| 2. First Stage Differential Amplifier with Resistor Load..... | 7 |
| 3. Differential Amplifier with Active Load | 11 |

Objective:

Design a differential amplifier circuit using 180nm CMOS technology. The amplifier should meet the following specifications:

Gain: Differential voltage gain of at least 50 dB.

Common-Mode Rejection Ratio (CMRR): Greater than 60 dB.

Power Supply: Single-ended +1.8V and ground.

Instructions:

Design the schematic for the differential amplifier using CMOS transistors and passive components.

Choose appropriate transistor sizes and biasing techniques to achieve the desired gain and CMRR.

Implement measures such as current mirrors or active loads to enhance CMRR.

Given Data:

Voltage Gain

$$A_v = 50 \text{ dB}$$

$$50 = 20 \log_{10} (A_v)$$

$$A_v = 10^{(50/20)}$$

$$A_v = 316.227$$

$$\mathbf{A_v = 316}$$

Common Mode Rejection Ratio

$$\text{CMRR} = 60 \text{ dB}$$

$$60 = 20 \log_{10} (\text{CMRR})$$

$$\text{CMRR} = 10^{(60/20)}$$

$$\text{CMRR} = 1000$$

$$\mathbf{\text{CMRR} = 1000}$$

Assumptions:

$$V_D = 1 \text{ V}$$


$$V_G = 0.6 \text{ V}$$

$$V_{TH} = 0.45 \text{ V}$$

$$K_n = 200 \mu\text{A}/\text{V}^2$$

$$I = 100 \mu\text{A}$$

$$L = 1 \mu\text{m}$$

1. Simple MOS Differential Pair with Resistor Load

Fix the value of V_D by setting appropriate value for R_D .

The voltage at the drain terminal is given by.

$$v_{D1} = v_{D2} = V_{DD} - \frac{I}{2} R_D$$

Select $R_D = 1K$

$$1 = 1.8 - (I_D/2) * 1K$$

$$0.8 = (I_D/2) * 1K$$

$$1.6 = I_D * 1K$$

$$\mathbf{I_D = 1.6m}$$

Calculate the value of G_m :

$$|A_v| = \sqrt{\mu_n C_{ox} \frac{W}{L} I_{SS}} \times R_D$$

$$\text{i.e. } A_v = G_m * R_D$$

$$316 = G_m * 1K$$

$$\mathbf{G_m = 316m}$$

Calculate the Value of W :

$$G_m = \sqrt{\mu_n C_{ox} \frac{W}{L} I_{SS}}$$

$$(316m)^2 = 200\mu (W/L) 1.6m$$

$$99.856m = 320n (W/L)$$


$$W/L = 312050$$

$$\text{If } L = 1 \mu$$

$$\mathbf{W = 312050u = 312m}$$


For 50 dB gain the value of transistor width is not practical for single stage amplifier.

Still, it can be simulated to verify the results.



Run DC analysis and verify the DC operating points.

Run Transient Analysis and calculate the gain.





$V_P = 20\mu\text{V}$ peak to peak

$V_N = 20\mu\text{V}$ peak to peak


$V_{OUTP} = 432\mu\text{V}$ peak to peak

Differential Gain = $21.6 \text{ v/v} = 26.68 \text{ dB}$

Run AC analysis and plot gain.



Apply Common mode input voltage and run transient analysis.





$V_P = V_N = 20\mu\text{V}$ peak to peak

$V_{OUTP} = 53\mu\text{V}$ peak to peak

Common Mode Gain = $2.65 \text{ v/v} = 8.46 \text{ dB}$

Apply Common mode input voltage and run AC analysis.



Observations:

| | Theoretical | Practical |
|------|-------------|------------|
| gm | 316m | 23.7131m |
| IDS | 800m | 800.488m |
| Ad | 50 dB | 26.7618 dB |
| Ac | 0 | -288.88 dB |
| CMRR | 60 dB | 315 dB |

As the theoretical and practical values of gm show huge deviation required gain cannot be achieved using single stage differential amplifier.

Hence two stage differential amplifier must be designed to achieve required gain.

Design First stage differential amplifier to have a gain of 20 dB and design a second stage common source amplifier to provide additional gain.

2. First Stage Differential Amplifier with Resistor Load

Voltage Gain

$$A_v = 20 \text{ dB}$$

$$20 = 20 \log_{10} (A_v)$$

$$A_v = 10^{(20/20)}$$

$$A_v = 10 \text{ V/V}$$

Fix the value of V_D to 1V by setting appropriate value for R_D .

The voltage at the drain terminal is given by.

$$v_{D1} = v_{D2} = V_{DD} - \frac{I}{2} R_D$$

Select I_D to be $100\mu\text{A}$

$$1 = 1.8 - (100\mu/2) * R_D$$

$$0.8 = (100\mu/2) * R_D$$

$$R_D = 16\text{K}$$

Calculate the value of G_m :

$$|A_v| = \sqrt{\mu_n C_{ox} \frac{W}{L} I_{SS}} \times R_D$$

$$\text{i.e. } A_v = G_m * R_D$$

$$10 = G_m * 16\text{K}$$

$$G_m = 625\mu$$

Calculate the Value of W :


$$G_m = \sqrt{\mu_n C_{ox} \frac{W}{L} I_{SS}}$$

$$(625\mu)^2 = 200\mu (W/L) 100\mu$$

$$W/L = 19.53125$$


$$\text{If } L = 1 \mu$$

$$W = 19.53125\mu = 20 \mu$$



Run DC analysis and verify the DC operating points.

Run Transient Analysis and calculate the gain.





VP = 20uV peak to peak

VN = 20uV peak to peak


VOUTP = 214uV peak to peak

Differential Gain = $10.7 \text{ v/v} = \mathbf{20.58 \text{ dB}}$

Run AC analysis and plot gain.



Apply Common mode input voltage and run transient analysis.




$V_P = V_N = 20\mu\text{V}$ peak to peak

$V_{OUTP} = 3\text{nV}$ peak to peak

Common Mode Gain = $0.00015 \text{ v/v} = -76.47 \text{ dB}$

Observations:



3. Differential Amplifier with Active Load


Voltage Gain

$$A_v = 20 \text{ dB}$$

$$20 = 20 \log_{10} (A_v)$$

$$A_v = 10^{(20/20)}$$

$$A_v = 10 \text{ V/V}$$



Let current I_{SS} be $100\mu\text{A}$. Let $V_{GS} = 0.6\text{V}$

Calculate the value of R .

$$R = (V_{DD} - V_{GS} - V_{SS}) / I_{SS}$$

$$R = (1.8 - 0.6) / 100\mu$$

$$R = 12\text{K}$$

Calculate the W of the transistors $M5$ and $M6$.

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH})^2$$

Let $L = 1\mu$

$$100\mu = \frac{1}{2} (200\mu) * (W/1\mu) * (0.6 - 0.45)^2$$

$$W = 88.88\mu$$

$$W5 = W6 = 88\mu$$

Calculate the W of the transistors M3 and M4.

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH})^2$$

Let $L = 1\mu$, $K_p = 40\mu$

Current through each branch is $I_D = 50\mu A$

$$50\mu = \frac{1}{2} (40\mu) * (W/1\mu) * (0.8 - 0.45)^2$$

$$W = 20.04\mu$$

$$\mathbf{W3 = W4 = 20\mu}$$

Calculate the W of the transistors M1 and M2.

$$A_v = \frac{2\sqrt{\beta}}{(\lambda_2 + \lambda_4)\sqrt{I_{SS}}}$$

$I_{SS} = 100\mu$, Assume $\lambda = 5m$, $K_n = 200\mu$

$$50 = (2 \sqrt{0.5 * 200\mu * (W/L)}) / ((5m + 5m) * \sqrt{100\mu})$$

$$50 = (2 \sqrt{0.5 * 200\mu * (W/L)}) / 100\mu$$

$$25 * 100\mu = \sqrt{0.5 * 200\mu * (W/L)}$$

$$(2.5m)^2 = 100\mu * (W/L)$$

$$W/L = 0.0625$$


Minimum Possible $W = 400n$, Minimum Possible $L = 180n$

If $W = 400n$

$$L = 6.4\mu$$


$$\mathbf{L1 = L2 = 6.4\mu}$$

$$\mathbf{W1 = W2 = 400n}$$



Run DC analysis and verify the DC operating points.

Run Transient Analysis and calculate the gain.




VP = 20uV peak to peak

VN = 20uV peak to peak


VOUTP = 1.571mV peak to peak

Differential Gain = 78.55 v/v = **37.9 dB**

Run AC analysis and plot gain.



Apply Common mode input voltage and run transient analysis.





$V_P = V_N = 20\mu\text{V}$ peak to peak

$V_{OUTP} = 125.6\text{V}$ peak to peak

Common Mode Gain = $6.28 \text{ v/v} = \mathbf{15.95 \text{ dB}}$

Apply Common mode input voltage and run AC analysis.





Observations:

| | Theoretical | Practical |
|------|-------------|-----------|
| Ad | 50 dB | 39.40 dB |
| Ac | 0 | -39.91 dB |
| CMRR | 60 dB | 79 dB |

Due to assumptions in theoretical calculations the practical gain is slight lower than the calculated gain, but this can be easily increased by increasing width of M1 and M2.

In Active Load configuration very, high gain can be achieved easily using single stage amplifier.