

MPCA Lab Week 9: Working on Pipeline and Cache simulator

Task1: 5 stage pipeline Simulator.

Link: [MIPS Five Stage Pipeline](https://www.umass.edu/~cs/teaching/5stage/) (umass.edu)

Consider the following instructions. Execute these instructions using 5 stage pipeline - MIPS architecture simulator.

ADD R0, R1, R2

SUB R3, R0, R4

FP_LOAD F1, Offset,R1

FP_ADD F5,F1,F1

Screenshot of 5stage pipeline simulator when above instructions are executed without data forwarding:

Instruction	Execution Cycles
FP_Add/Sub	1
FP_Multiply	1
FP_Divide	1
INT_Divide	1

FP_Add

F1

F1

F1

Insert Instruction

☐ Data Forwarding

Remove Instruction

Help

Reset Application

		1	2	3	4	5	6	7	8	9	10	11	12	13
0	int_add (R1, R2, R3)	IF	ID	+- (I)	MEM	WB								
1	int_sub (R4, R1, R5)		IF	ID	S	S	+- (I)	MEM	WB					
2	fp_ld (F1, Offset, R2)			IF	S	S	ID	EX	MEM	WB				
3	fp_add (F5, F1, F1)						IF	ID	S	S	+- (f)	MEM	WB	

StepExecute All Instructions

Potential Hazards:
RAW: Instructions 0 and 1. Register R1.
RAW: Instructions 2 and 3. Register F1.

Observe the following and note down the results. Check whether there is data dependency among the instructions?

Yes, RAW hazard in instructions 0 and 1 for R1 as there is no data forwarding the value of R1 can be obtained only after WB stage. Another RAW hazard in instructions 2 and 3 for F1 and this cannot be eliminated even with data forwarding (but no. of stalls will reduce).

If yes, then, how many stall states have been introduced?

2 stalls in instruction 1 and 2 and 2 more stalls in instruction 3. So, totally **4** stalls.

If data forwarding is applied how many stall states have been reduced?

Instruction	Execution Cycles
FP_Add/Sub	1
FP_Multiply	1
FP_Divide	1
INT_Divide	1

FP_Add ▾ | F1 ▾ | F1 ▾ | F1 ▾ | Insert Instruction

☒ Data Forwarding

Remove Instruction

Help

Reset Application

Step | Execute All Instructions

Potential Hazards:

RAW: Instructions 2 and 3. Register F1.

The above screenshot is for the same with data forwarding. As we can see the number of stalls is reduced from 4 to 2.

Mention the total number of clock cycles used with and without data forwarding.

With Data Forwarding **9** Cycles

Without Data Forwarding **12** cycles.

Task2: Cache Simulator:

Link: [ParaCache Main Menu \(ntu.edu.sg\)](http://ntu.edu.sg/ParaCache)

1. A computer system uses 16-bit memory addresses. It has a 2K-byte cache organized in a direct-mapped manner with 64 bytes per cache block. Assume that the size of each memory word is 1 byte.

Screenshot of Paracache Simulator:

The screenshot shows the ParaCache simulator interface. The top navigation bar includes links for Direct Mapped Cache, Fully Associative Cache, 2-Way SA, 4-Way SA, Cache Type Analysis, Virtual Memory, and Knowledge Base. The main section is titled "DIRECT MAPPED CACHE".

Write Policies: Write Back (selected), Write Through, Write On, Write Around.

Allocate: Cache Size (power of 2) = 2048, Memory Size (power of 2) = 65536, Offset Bits = 6. Buttons: Reset, Submit.

Instruction Breakdown: TAG (5 bit), INDEX (5 bit), OFFSET (6 bit).

Memory Block: A grid showing memory blocks B.0W.0 to B.4W.7, each with a status indicator (I for Invalid, D for Dirty, or empty for Valid).

Cache Table:

Index	Valid	Tag	Data (Hex)	Dirty Bit
0	0	-	0	0
1	0	-	0	0
2	0	-	0	0
3	0	-	0	0
4	0	-	0	0
5	0	-	0	0
6	0	-	0	0
7	0	-	0	0
8	0	-	0	0
9	0	-	0	0
10	0	-	0	0
11	0	-	0	0

Instruction: Load (in hex)# 3. Buttons: Gen. Random, Submit.

Information: Offset = 6 bits, Index bits = $\log_2(2048/64) = 5$ bits, Instruction Length = $\log_2(65536) = 16$ bits.

(a) Calculate the number of bits in each of the Tag, Block, and Word fields of the memory address using direct mapped Cache.

$$\text{Offset/Word} = 64 = 2^6 = 6 \text{ bits}$$

$$\text{Index bits/Block} = \log_2(2048/64) = 5 \text{ bits}$$

$$\text{Instruction Length} = \log_2(65536) = 16 \text{ bits}$$

$$\text{Tag} = 16 \text{ bits} - 6 \text{ bits} - 5 \text{ bits} = 5 \text{ bits}$$

(b) When a program is executed, the processor reads data sequentially from the following word addresses: 128, 144, 2176, 2180, 128, 2176. All the above addresses are shown in decimal values (Convert the address to hexadecimal equivalent of the decimals given above and submit in the simulator). Assume that the cache is initially empty. For each of the above addresses, indicate whether the cache access will result in a hit or a miss.

(a) Calculate the number of bits in each of the Tag, Set, and Word fields of the memory address.

ParaCache

Direct Mapped CacheFully Associative Cache2-Way SA4-Way SACache Type AnalysisVirtual MemoryKnowledge Base

Replacement Policies

☒ FIFO
☐ LRU
☐ Random

Write Policies

☒ Write Back
☐ Write Through

☒ Write On Allocate
☐ Write Around

Cache Size (power of 2)

2048

Memory Size (power of 2)

65536

Offset Bits

6

Reset

Submit

Instruction

Load

(in hex)

3

List of next 10 Instructions

Gen. Random

Submit

Information

Offset = 6 bits

Index bits = $\log_2(2048/64/4) = 3$ bits

Instruction Length = $\log_2(65536) = 16$ bits

Tag = 16 bits - 6 bits - 3 bits = 7 bits

Block = 7 bits + 3 bits = 10 bits

Next

Fast Forward

Statistics

Hit Rate :

Miss Rate :

List of Previous Instructions :

4-WAY SET ASSOCIATIVE CACHE

Instruction Breakdown

TAG	INDEX	OFFSET
7 bit	3 bit	6 bit

Memory Block

B.0W.0	B.0W.1	B.0W.2	B.0W.3	B.0W.4	B.0W.5	B.0W.6	B.0W.7	B.0W.8	B.0W.9	B.0W.A
B.1W.0	B.1W.1	B.1W.2	B.1W.3	B.1W.4	B.1W.5	B.1W.6	B.1W.7	B.1W.8	B.1W.9	B.1W.A
B.2W.0	B.2W.1	B.2W.2	B.2W.3	B.2W.4	B.2W.5	B.2W.6	B.2W.7	B.2W.8	B.2W.9	B.2W.A
B.3W.0	B.3W.1	B.3W.2	B.3W.3	B.3W.4	B.3W.5	B.3W.6	B.3W.7	B.3W.8	B.3W.9	B.3W.A
B.4W.0	B.4W.1	B.4W.2	B.4W.3	B.4W.4	B.4W.5	B.4W.6	B.4W.7	B.4W.8	B.4W.9	B.4W.A

Cache Table

Index/Valid	Tag	Data (Hex)	Dirty Bit
0	0	-	0
1	0	-	0
2	0	-	0
3	0	-	0
4	0	-	0
5	0	-	0
6	0	-	0
7	0	-	0

Index/Valid	Tag	Data (Hex)	Dirty Bit
0	0	-	0
1	0	-	0
2	0	-	0
3	0	-	0
4	0	-	0
5	0	-	0
6	0	-	0
7	0	-	0

Index/Valid	Tag	Data (Hex)	Dirty Bit
0	0	-	0
1	0	-	0
2	0	-	0
3	0	-	0
4	0	-	0
5	0	-	0
6	0	-	0
7	0	-	0

Index/Valid	Tag	Data (Hex)	Dirty Bit
0	0	-	0
1	0	-	0
2	0	-	0
3	0	-	0
4	0	-	0
5	0	-	0
6	0	-	0
7	0	-	0

Offset/Word = $\log_2(64) = \log_2(2^6) = 6$ bits

Index bits/Set = $\log_2(2048/64/4) = 3$ bits

Instruction Length = $\log_2(65536) = 16$ bits

Tag = 16 bits - 6 bits - 3 bits = 7 bits

Randomly generated instructions:

1b9f,eb4c,92f1,f7d0,c4c6,5562,3777,8ad4,d424,da2c

ParaCache

Direct Mapped CacheFully Associative Cache2-Way SA4-Way SACache Type AnalysisVirtual MemoryKnowledge Base

Replacement Policies

☐ FIFO
☐ LRU
☒ Random

Write Policies

☒ Write Back
☐ Write Through

☒ Write On Allocate
☐ Write Around

Cache Size (power of 2)

2048

Memory Size (power of 2)

65536

Offset Bits

6

Reset

Submit

Instruction

Load

(in hex)

1b9f

eb4c,92f1,f7d0,c4c6,5562,3777,8ad4,d424,da2c

Gen. Random

Submit

Information

The instruction has been converted from hex to binary and allocated to tag, index, and offset respectively

Next

Fast Forward

Statistics

Hit Rate :

Miss Rate :

List of Previous Instructions :

4-WAY SET ASSOCIATIVE CACHE

Instruction Breakdown

TAG	INDEX	OFFSET
0001101	110	011111
7 bit	3 bit	6 bit

Memory Block

B.0W.0	B.0W.1	B.0W.2	B.0W.3	B.0W.4	B.0W.5	B.0W.6	B.0W.7	B.0W.8	B.0W.9	B.0W.A
B.1W.0	B.1W.1	B.1W.2	B.1W.3	B.1W.4	B.1W.5	B.1W.6	B.1W.7	B.1W.8	B.1W.9	B.1W.A
B.2W.0	B.2W.1	B.2W.2	B.2W.3	B.2W.4	B.2W.5	B.2W.6	B.2W.7	B.2W.8	B.2W.9	B.2W.A
B.3W.0	B.3W.1	B.3W.2	B.3W.3	B.3W.4	B.3W.5	B.3W.6	B.3W.7	B.3W.8	B.3W.9	B.3W.A
B.4W.0	B.4W.1	B.4W.2	B.4W.3	B.4W.4	B.4W.5	B.4W.6	B.4W.7	B.4W.8	B.4W.9	B.4W.A

Cache Table

Index/Valid	Tag	Data (Hex)	Dirty Bit
0	0	-	0
1	0	-	0
2	0	-	0
3	0	-	0
4	0	-	0
5	0	-	0
6	0	-	0
7	0	-	0

Index/Valid	Tag	Data (Hex)	Dirty Bit
0	0	-	0
1	0	-	0
2	0	-	0
3	0	-	0
4	0	-	0
5	0	-	0
6	0	-	0
7	0	-	0

Index/Valid	Tag	Data (Hex)	Dirty Bit
0	0	-	0
1	0	-	0
2	0	-	0
3	0	-	0
4	0	-	0
5	0	-	0
6	0	-	0
7	0	-	0

Index/Valid	Tag	Data (Hex)	Dirty Bit
0	0	-	0
1	0	-	0
2	0	-	0
3	0	-	0
4	0	-	0
5	0	-	0
6	0	-	0
7	0	-	0

Instruction	Hit/Miss
1b9f	Miss
Eb4c	Miss
92f1	Miss
F7d0	Miss
C4c6	Miss
5562	Miss
3777	Miss
8ad4	Miss
D424	Miss
Da2c	Miss

ParaCache
Direct Mapped Cache Fully Associative Cache 2-Way SA 4-Way SA Cache Type Analysis Virtual Memory Knowledge Base

Replacement Policies

☒ FIFO ☐ LRU ☐ Random

Write Policies

☒ Write Back ☐ Write Through
☒ Write On Allocate ☐ Write Around

Cache Size (power of 2) : 2048
Memory Size (power of 2) : 65536
Offset Bits : 6

Reset
Submit

Instruction Breakdown

BLOCK	OFFSET
10 bit	6 bit

Cache Table

Index	Valid	Tag	Data (Hex)	Dirty Bit
0	0	-	0	0
1	0	-	0	0
2	0	-	0	0
3	0	-	0	0
4	0	-	0	0
5	0	-	0	0
6	0	-	0	0
7	0	-	0	0
8	0	-	0	0
9	0	-	0	0
10	0	-	0	0
11	0	-	0	0
12	0	-	0	0
13	0	-	0	0
14	0	-	0	0
15	0	-	0	0
16	0	-	0	0
17	0	-	0	0
18	0	-	0	0
19	0	-	0	0
20	0	-	0	0
21	0	-	0	0
22	0	-	0	0
23	0	-	0	0
24	0	-	0	0
25	0	-	0	0
26	0	-	0	0
27	0	-	0	0
28	0	-	0	0
29	0	-	0	0
30	0	-	0	0
31	0	-	0	0

Information

Offset = 6 bits
 Instruction Length = log₂(65536) = 16 bits
 Block = 16 bits - 6 bits = 10 bits

Please submit instruction.

Next
Fast Forward

Statistics

Hit Rate :
 Miss Rate :

List of Previous Instructions:

Next Index: 0
 Last Index: 31

ParaCache
Direct Mapped Cache Fully Associative Cache 2-Way SA 4-Way SA Cache Type Analysis Virtual Memory Knowledge Base

Replacement Policies

☒ FIFO ☐ LRU ☐ Random

Write Policies

☒ Write Back ☐ Write Through
☒ Write On Allocate ☐ Write Around

Cache Size (power of 2) : 2048
Memory Size (power of 2) : 65536
Offset Bits : 6

Reset
Submit

Instruction Breakdown

BLOCK	OFFSET
10 bit	6 bit

Cache Table

Index	Valid	Tag	Data (Hex)	Dirty Bit
0	0	-	0	0
1	0	-	0	0
2	0	-	0	0
3	0	-	0	0
4	0	-	0	0
5	0	-	0	0
6	0	-	0	0
7	0	-	0	0
8	0	-	0	0
9	0	-	0	0
10	0	-	0	0
11	0	-	0	0
12	0	-	0	0
13	0	-	0	0
14	0	-	0	0
15	0	-	0	0
16	0	-	0	0
17	0	-	0	0
18	0	-	0	0
19	0	-	0	0
20	0	-	0	0
21	0	-	0	0
22	0	-	0	0
23	0	-	0	0
24	0	-	0	0
25	0	-	0	0
26	0	-	0	0
27	0	-	0	0
28	0	-	0	0
29	0	-	0	0
30	0	-	0	0
31	0	-	0	0

Information

Offset = 6 bits
 Instruction Length = log₂(65536) = 16 bits
 Block = 16 bits - 6 bits = 10 bits

Please submit instruction.

Next
Fast Forward

Statistics

Hit Rate :
 Miss Rate :

List of Previous Instructions:

Next Index: 0
 Last Index: 31

Offset/Word = 6 bits

Instruction Length = $\log_2(65536) = 16$ bits

Block = 16 bits - 6 bits = 10 bits

Randomly generated instructions: e89a, a4fe,7c67,61b1,2018,96ce,797,5e5d,ec05,6ada

ParaCache

Direct Mapped Cache Fully Associative Cache 2-Way SA 4-Way SA Cache Type Analysis Virtual Memory Knowledge Base

Replacement Policies

☒ FIFO ☐ LRU ☐ Random

Write Policies

☒ Write Back ☐ Write Through

☒ Write On Allocate ☐ Write Around

Cache Size (power of 2) 2048

Memory Size (power of 2) 65536

Offset Bits 6

Reset Submit

Instruction

Load (in hex)

a4fe,7c67,61b1,2018,96ce,797,5e5d,ec05,6ada

Gen. Random Submit

Information

The instruction has been converted from hex to binary and allocated to tag, index, and offset respectively

Next Fast Forward

Statistics

Hit Rate : 0

Miss Rate : 31

List of Previous Instructions :

Next Index: 0

Last Index: 31

FULLY ASSOCIATIVE CACHE

Instruction Breakdown

1110100010 011010

10 bit 6 bit

Memory Block

Cache Table

Index	Valid	Tag	Data (Hex)	Dirty Bit
0	0	-	0	0
1	0	-	0	0
2	0	-	0	0
3	0	-	0	0
4	0	-	0	0
5	0	-	0	0
6	0	-	0	0
7	0	-	0	0
8	0	-	0	0
9	0	-	0	0
10	0	-	0	0
11	0	-	0	0
12	0	-	0	0
13	0	-	0	0
14	0	-	0	0
15	0	-	0	0
16	0	-	0	0
17	0	-	0	0
18	0	-	0	0
19	0	-	0	0
20	0	-	0	0
21	0	-	0	0
22	0	-	0	0
23	0	-	0	0
24	0	-	0	0

ParaCache

Direct Mapped Cache Fully Associative Cache 2-Way SA 4-Way SA Cache Type Analysis Virtual Memory Knowledge Base

Replacement Policies

☒ FIFO ☐ LRU ☐ Random

Write Policies

☒ Write Back ☐ Write Through

☒ Write On Allocate ☐ Write Around

Cache Size (power of 2) 2048

Memory Size (power of 2) 65536

Offset Bits 6

Reset Submit

Instruction

Load (in hex)

List of next 10 instructions

Submit

Information

The cycle has been completed. Please submit another instructions

Next Fast Forward

Statistics

Hit Rate : 9%

Miss Rate : 100%

List of Previous Instructions :

- Load E89A (Miss)
- Load A4FE (Miss)
- Load 7C67 (Miss)
- Load 61B1 (Miss)
- Load 2018 (Miss)
- Load 96CE (Miss)

FULLY ASSOCIATIVE CACHE

Instruction Breakdown

0110101011 011010

10 bit 6 bit

Memory Block

Cache Table

Index	Valid	Tag	Data (Hex)	Dirty Bit
0	1	1110100010	BLOCK 342 WORD 0 - 63	0
1	1	1010010011	BLOCK 293 WORD 0 - 63	0
2	1	0111110001	BLOCK 1F1 WORD 0 - 63	0
3	1	0110000110	BLOCK 186 WORD 0 - 63	0
4	1	0010000000	BLOCK 80 WORD 0 - 63	0
5	1	1001011011	BLOCK 258 WORD 0 - 63	0
6	1	0000011110	BLOCK 1E WORD 0 - 63	0
7	1	0101111001	BLOCK 179 WORD 0 - 63	0
8	1	1101010000	BLOCK 380 WORD 0 - 63	0
9	1	0110101011	BLOCK 1AB WORD 0 - 63	0
10	0	-	0	0
11	0	-	0	0
12	0	-	0	0
13	0	-	0	0
14	0	-	0	0
15	0	-	0	0
16	0	-	0	0
17	0	-	0	0
18	0	-	0	0
19	0	-	0	0
20	0	-	0	0
21	0	-	0	0
22	0	-	0	0
23	0	-	0	0
24	0	-	0	0

Instruction	Hit/Miss
E89a	Miss
A4fe	Miss
7c67	Miss
61b1	Miss
2018	Miss
96ce	Miss
797	Miss
5e5d	Miss
Ec05	Miss
6ada	Miss

e89a, a4fe,7c67,61b1,2018,96ce,797,5e5d,ec05,6ada

Task3: Use Arm Simulator Given a 'c' code convert it in its equivalent Arm Code and execute in ARM simulator

1) $x = (a + b) - c$

Code:

.data

a:.word 32

b:.word 21

c:.word 21

x:.word

.text

ldr r0,=a

ldr r1,=b

ldr r2,=c

ldr r3,[r0]

ldr r4,[r1]

ldr r5,[r2]

ldr r6,=x


add r7,r3,r4

sub r7,r7,r5

str r7,[r6]

swi 0x11

Screenshot:



2) $z = (a \ll 2) \mid (b \& 15)$

Code:

.data

a:.word 21

b:.word 12

z:.word

.text

ldr r0,=a

ldr r1,=b

ldr r2,=z

ldr r3,[r0]

ldr r4,[r1]

mov r5,r3,lsl #2

and r6,r4,#15

orr r7,r6,r5

str r7,[r2]

swi 0x11

Screenshot:

