

# Systolic Array Design for Matrix Multiplication

## Introduction

This report outlines the design and implementation of a systolic array in Bluespec System Verilog (BSV) to perform  $4 \times 4$  matrix multiplication. The systolic array is composed of interconnected processing elements (PEs), instantiated as **mk\_matrix** modules, and orchestrated by the **mk\_sys\_array** module. It uses pipelined FIFOs and rules to ensure data flow and compute the multiplication output in a systematic, parallel fashion.

## Module Overview

### 1. mk\_matrix Module

This module represents an individual processing element of the systolic array. Each element computes partial products and accumulates results using an integrated MAC (Multiply-Accumulate) unit. It communicates with adjacent elements via FIFOs.

#### Subcomponents:

- **MAC Unit:** The **mk\_mac\_unit** performs multiply-accumulate operations.
- **FIFOs:**
  - **ff\_a, ff\_b** (16-bit): Store input elements from matrix ( A ) and ( B ), respectively.
  - **ff\_c** (32-bit): Stores intermediate results for accumulation.
  - **ff\_s** (1-bit): Select line for controlling the operation mode.

#### Methods:

- **Input Methods (get\_a, get\_b, get\_c, get\_s):**
  - Enqueue data into respective FIFOs.
- **Output Methods (put\_a, put\_b, put\_c, put\_s, put\_mac):**
  - Dequeue data or return computed results.
- **Rule rl\_calculation:**
  - Fetches the first elements from FIFOs, sends them to the MAC unit, and triggers computation.

### 2. mk\_sys\_array Module

This module orchestrates the overall systolic array, comprising a  $4 \times 4$  grid of **mk\_matrix** modules. It manages data flow across the array using pipelined FIFOs and implements matrix multiplication through

systematic data movement and computation.

### Subcomponents:

- **Matrix Processing Elements:** Sixteen **mk\_matrix** instances arranged in a 4×4 grid.
- **Output FIFOs:**
  - **ff\_mac0, ff\_mac1, ff\_mac2, ff\_mac3** (32-bit): Store final results for each row.

### Rules:

- **Rules for Propagating Matrix ( B ):**
  - **stage1\_b, stage2\_b, stage3\_b:** Pass elements of ( B ) down rows in the array, ensuring proper alignment for multiplication.
- **Rules for Propagating Matrix ( A ):**
  - **stage1\_a, stage2\_a, stage3\_a:** Pass elements of ( A ) across columns in the array.
- **Rules for Accumulating Results:**
  - **stage1\_c to stage7\_c:** Handle intermediate and final accumulation of results.

### Methods:

- **Input Methods (get\_A, get\_B):**
  - Load initial rows of ( A ) and columns of ( B ) into the array.
- **Output Methods (put\_B, put\_index0, put\_index1, put\_index2, put\_index3):**
  - Retrieve the final results after computation.

## Design Workflow

### Initialization

- **Matrix ( A ):** Rows are loaded sequentially into the first column of PEs using the **get\_A** method.
- **Matrix ( B ):** Columns are loaded into the first row of PEs using the **get\_B** method.

### Data Propagation

- ( A )'s elements propagate horizontally across the rows.
- ( B )'s elements propagate vertically down the columns.

### Computation

- Each PE multiplies the received ( A ) and ( B ) elements and adds the result to its accumulated value. This computation is controlled by the **rl\_calculation** rule within **mk\_matrix**.

## Result Collection

- Partial sums are passed to the next PE along the diagonal, and final results are accumulated in the last row of PEs.
- Output FIFOs (**ff\_mac0** to **ff\_mac3**) store results for each row.