{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":385418138,"defaultBranch":"main","name":"llvm-project","ownerLogin":"AditiRM","currentUserCanPush":false,"isFork":true,"isEmpty":false,"createdAt":"2021-07-13T00:06:40.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/55138348?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1626134809.045037","currentOid":""},"activityList":{"items":[{"before":"a078416a8594a5981367d9096e2181abe7811c5f","after":"6699807fa7397b1ba5c2c148d04d88afd3309226","ref":"refs/heads/main","pushedAt":"2024-06-30T12:01:47.000Z","pushType":"push","commitsCount":937,"pusher":{"login":"AditiRM","name":"Aditi Medhane","path":"/AditiRM","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/55138348?s=80&v=4"},"commit":{"message":"[mlir][linalg] Add bufferization for `linalg.softmax` (#97019)\n\nImplement the `BufferizableOpInterface` for `linalg.softmax`. The op is\r\nnot a `LinalgOp`, so it is not covered by the \"catch all\" `LinalgOp`\r\ninterface implementation.","shortMessageHtmlLink":"[mlir][linalg] Add bufferization for linalg.softmax (llvm#97019)"}},{"before":"d66084b9b8c924adacac4e5d32de02492c4478a6","after":"a078416a8594a5981367d9096e2181abe7811c5f","ref":"refs/heads/main","pushedAt":"2024-06-21T08:56:31.000Z","pushType":"push","commitsCount":698,"pusher":{"login":"AditiRM","name":"Aditi Medhane","path":"/AditiRM","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/55138348?s=80&v=4"},"commit":{"message":"[AArch64] Fix up failing test that should have been caught by precommit\n\nNot sure why Github precommit tests didn't show this. Do they not build\nfor all targets?","shortMessageHtmlLink":"[AArch64] Fix up failing test that should have been caught by precommit"}},{"before":"7cc57c07e36fc6b4d176cebb28a9bbe637772175","after":"d66084b9b8c924adacac4e5d32de02492c4478a6","ref":"refs/heads/main","pushedAt":"2024-06-14T04:55:33.000Z","pushType":"push","commitsCount":10000,"pusher":{"login":"AditiRM","name":"Aditi Medhane","path":"/AditiRM","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/55138348?s=80&v=4"},"commit":{"message":"[RISCV] Remove unnecessary bf16 -mattr from vfmv.v.f.ll. NFC","shortMessageHtmlLink":"[RISCV] Remove unnecessary bf16 -mattr from vfmv.v.f.ll. NFC"}},{"before":"1d522a39f7ed7a0c60849a689f56172203911916","after":"7cc57c07e36fc6b4d176cebb28a9bbe637772175","ref":"refs/heads/main","pushedAt":"2023-05-11T09:46:32.894Z","pushType":"push","commitsCount":10000,"pusher":{"login":"AditiRM","name":"Aditi Medhane","path":"/AditiRM","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/55138348?s=80&v=4"},"commit":{"message":"[AArch64] Handle vector with two different values with efficient vector mask\n\nWhen we lower BUILD_VECTOR to VECTOR_SHUFFL, we could generate efficient vector\nmask. For example,\n\n t24: v8i8 = BUILD_VECTOR t25, t25, t25, t25, t26, t26, t26, t26\n ==>\n t27: v8i8 = BUILD_VECTOR t26, t26, t26, t26, t26, t26, t26, t26\n t28: v8i8 = BUILD_VECTOR t25, t25, t25, t25, t25, t25, t25, t25\n t29: v8i8 = vector_shuffle<0,1,2,3,12,13,14,15> t27, t2\n\nDifferential Revision: https://reviews.llvm.org/D150345","shortMessageHtmlLink":"[AArch64] Handle vector with two different values with efficient vect…"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEcvg-kAA","startCursor":null,"endCursor":null}},"title":"Activity · AditiRM/llvm-project"}