

# DESIGN OF 5-STAGE PIPELINED RISC-V PROCESSOR IN RTL

FINAL PROJECT SUBMISSION OF GROUP - 11

## INTRODUCTION


In this project, we implemented the s
stage[Fetch,Decode,Execute,Memory,Writeback]
pipelined RISC-V processor in RTL[Verilog in this case].
Two separate memories have been used for storing
instructions & data. To achieve better performance
Bypassing and stalling logic is also implemented.

### GROUF

### **MEMBERS**

- Anay Chauhan (2021013)
- Aditya Mishra (2021125)
- Gaurav Gupta (2021148)
- Himanshu Shekhar (202152)
  - Utkarsh (2021215)

# CONTENT INDEX



- RTL SCHEMATICS
  - FETCH
  - DECODE
  - EXECUTE


- MEMORY
- WRITEBACK
- 2-BIT BRANCH PREDICTOR
  - IMPLEMENT

- EXTRA INSTRUCTIONS
  - IMPLEMENTATION
- RESULTS

# RTL SCHEMATICS




# Fetch Stage




Fetch is the 1st stage of a processor pipeline. It uses a program counter that helps in fetching the instruction code from the instruction memory. The program counter is incremented by 4 after every instruction.

# Decode Stage




In the decode stage the instruction that has been fetched is decoded and the values are fetched from the registers mentioned in the instruction.

# **Execute Stage**




This stage will get the values from the decode stage & then perform the operations according to instruction.

# Memory Stage



Memory stage in the processor will perform the operations of memory access & forward the signals which are not related with memory.

# Writeback Stage



Writeback stage is for perform the write operations on The registers where we have to store the new value.

# 2BITBRANCH PREDICTOR



2-bit predictor: This predictor changes prediction only on two successive mispredictions. Two bits are maintained in the prediction buffer and there are four different states. Two states corresponding to a taken state and two corresponding to not taken state. The state diagram of such a predictor is given below.

Advantage of this approach is that a few atypical branches will not influence the prediction (a better measure of —the common casell). Only when we have two successive mispredictions, we will switch prediction. This is especially useful when multiple branches share the same counter (some bits of the branch PC are used to index into the branch predictor).




Figure 7.67 Two-bit branch predictor state transition diagram

# EXTRA INSTRUCTIONS



#### LOADNOC

LoadNoc is used to store immediate integer value to a memory mapped register. The memory mapped register stores a memory location and the final argument of the instruction acts as offset to the location.

Usage:

LOADNOC R1,R2,#8

The immediate value (r1) is stored at memory address (r2) + offset.

#### **STORENOC**

StoreNoc is similar to LoadNoc but in this the integer one is always stored at a hardcoded memory location. It takes no arguments. For example, when StoreNoc is used, the memory mapped register with our hardcoded address say, 0x4000 will be written with the value 1.


Usage:

**STORENOC** 


# RESULTAND OBSERVATION



## Testbench Simulation results



## Testbench Simulation results



### Testbench Simulation results

