ModelSim SE-64 2020.1

File Edit View Compile Simulate Add Wave Tools Layout Bookmarks Window Help

Layout Simulate | ColumnLayout Default | Search:

Instance
- test_c4
  - c4
  - #INITIAL#34
  - #INITIAL#41
- std
- #vsim_capacity#

274400 ps
- s
- t
- n_clk
- rst
- a

Name
- #INITIAL#
- #INITIAL#

Wave - Default

	Msgs
/test_c4/n_clk	-No Data-
/test_c4/rst	-No Data-
/test_c4/a	-No Data-
/test_c4/s	-No Data-
/test_c4/t	-No Data-

Now 260 ns +0
Cursor 1 274.4 ns

0 ns, 50 ns, 100 ns, 150 ns, 200 ns, 250 ns, 300 ns, 350 ns, 400 ns, 450 ns
274.4 ns

Analysis | d_ff.sv | test_c4.sv | Wave

Transcript

```
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.test_c4(fast)
# Loading work.c4(fast)
# Loading work.next_state(fast)
# Loading work.d_ff(fast)
VSIM 11> run
# ** Note: $finish    : H:/fsm-testability-engine-dft-scan-fault-analysis--main/C4_files/test_c4.sv(59)
#    Time: 260 ns  Iteration: 0  Instance: /test_c4
# 1
# Break in Module test_c4 at H:/fsm-testability-engine-dft-scan-fault-analysis--main/C4_files/test_c4.sv line 59

VSIM 12>
```

Type here to search

21:26
30/04/2026

ModelSim SE-64 2020.1

File Edit View Compile Simulate Add Wave Tools Layout Bookmarks Window Help

Objects

Name		
k	Notl...	Regi...
l	Notl...	Regi...
n	Notl...	Regi...
n_clk	1'h1	Regi...
rst	1'h1	Regi...
a	1'h1	Regi...
b	1'h0	Regi...
c	1'h1	Regi...

Processes (Active)

Name	Type (filtered)
#INITIAL#49	Initial
#INITIAL#42	Initial

Wave - Default

	Msgs
/test_c4/n_clk	1'h1
/test_c4/rst	1'h1
/test_c4/a	1'h1
/test_c4/b	1'h0
/test_c4/c	1'h1

Now 260 ns

Cursor 1 114.2 ns

Transcript

```
# Loading work.output_comb(fast)
add wave -position end  sim:/test_c4/n_clk
add wave -position end  sim:/test_c4/rst
add wave -position end  sim:/test_c4/a
add wave -position end  sim:/test_c4/b
add wave -position end  sim:/test_c4/c
VSIM 43> run
# ** Note: $finish    : N:/fsm-testability-engine-dft-scan-fault-analysis--main/C4_files/test_c4.sv(71)
#    Time: 260 ns  Iteration: 0  Instance: /test_c4
# 1
# Break in Module test_c4 at N:/fsm-testability-engine-dft-scan-fault-analysis--main/C4_files/test_c4.sv line 71

VSIM 44>
```

0 ps to 273 ns | Project : Theta_3_simulation | Now: 260 ns Delta: 0 | sim:/test_c4/#INITIAL#49

Type here to search

ModelSim SE-64 2020.1

File Edit View Compile Simulate Add Wave Tools Layout Bookmarks Window Help

Layout Simulate | ColumnLayout Default | Search:

Instance

- test_c4
  - c4
  - #INITIAL#99
  - #INITIAL#10
- std
- #vsim_capacity#

Objects

Name	Now	
k	1'h0	Regi...
l	1'h0	Regi...
n	1'h0	Regi...
sdo	1'h0	Regi...
n_clk	1'h0	Regi...
rst	1'h1	Regi...
a	1'h0	Regi...
b	1'h0	Regi...
c	1'h0	Regi...
m	1'h1	Regi...

Processes (Active)

Name	Type (filtered)

Wave - Default

	Msgs
/test_c4/k	1'h0
/test_c4/l	1'h0
/test_c4/n	1'h0
/test_c4/sdo	1'h0
/test_c4/n_clk	1'h0
/test_c4/rst	1'h1
/test_c4/a	1'h0
/test_c4/b	1'h0
/test_c4/c	1'h0
/test_c4/m	1'h1
/test_c4/sdi	1'h0
Now	300 ns
Cursor 1	0.00 ns



Analysis | Wave | d_ff.sv | c4.sv | next_state.sv | test_c4.sv

Transcript

```
add wave -position end  sim:/test_c4/l
add wave -position end  sim:/test_c4/n
add wave -position end  sim:/test_c4/sdo
add wave -position end  sim:/test_c4/n_clk
add wave -position end  sim:/test_c4/rst
add wave -position end  sim:/test_c4/a
add wave -position end  sim:/test_c4/b
add wave -position end  sim:/test_c4/c
add wave -position end  sim:/test_c4/m
add wave -position end  sim:/test_c4/sdi
VSIM 75> run

VSIM 76>
```

0 ps to 315 ns | Project : Theta_3_simulation | Now: 300 ns Delta: 2 | sim:/test_c4

Type here to search

00:17
01/05/2026

ModelSim SE-64 2020.1

File Edit View Compile Simulate Add Wave Tools Layout Bookmarks Window Help

Layout Simulate | ColumnLayout Default | Search:

Instance

- test_c4
  - c4
  - #INITIAL#99
  - #INITIAL#10
- std
- #vsim_capacity#

Objects

Name	Now	
k	1'h0	Regi...
l	1'h0	Regi...
n	1'h1	Regi...
sdo	1'h1	Regi...
n_clk	1'h0	Regi...
rst	1'h1	Regi...
a	1'h0	Regi...
b	1'h0	Regi...
c	1'h0	Regi...
m	1'h1	Regi...

Processes (Active)

Name	Type (filtered)

Wave - Default

	Msgs
/test_c4/k	1'h0
/test_c4/l	1'h0
/test_c4/n	1'h1
/test_c4/sdo	1'h1
/test_c4/n_clk	1'h0
/test_c4/rst	1'h1
/test_c4/a	1'h0
/test_c4/b	1'h0
/test_c4/c	1'h0
/test_c4/m	1'h1
/test_c4/sdi	1'h0
Now	300 ns
Cursor 1	0.00 ns



Analysis | Wave | d_ff.sv | c4.sv | next_state.sv | test_c4.sv

Transcript

```
ModelSim> vsim -voptargs=+acc work.test_c4
# vsim -voptargs="+acc" work.test_c4
# Start time: 00:19:00 on May 01,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.test_c4(fast)
# Loading work.c4(fast)
# Loading work.next_state(fast)
# Loading work.output_comb(fast)
# Loading work.scan_dff(fast)
VSIM 80> run

VSIM 81>
```

0 ps to 315 ns | Project : Theta_3_simulation | Now: 300 ns Delta: 3 | sim:/test_c4

Type here to search

00:19
01/05/2026

ModelSim SE-64 2020.1

File Edit View Compile Simulate Add Wave Tools Layout Bookmarks Window Help

Layout Simulate | ColumnLayout Default | Search:

Instance

- test_c4
  - c4
  - #INITIAL#99
  - #INITIAL#10
- std
- #vsim_capacity#

Objects (22800 ps)

Name		
k	1'h0	Regi...
l	1'h0	Regi...
n	1'h0	Regi...
sdo	1'h0	Regi...
n_clk	1'h0	Regi...
rst	1'h1	Regi...
a	1'h0	Regi...
b	1'h0	Regi...
c	1'h0	Regi...
m	1'h1	Regi...

Processes (Active)

Name	Type (filtered)

Wave - Default

	Msgs
/test_c4/k	1'h0
/test_c4/l	1'h0
/test_c4/n	1'h0
/test_c4/sdo	1'h0
/test_c4/n_clk	1'h0
/test_c4/rst	1'h1
/test_c4/a	1'h0
/test_c4/b	1'h0
/test_c4/c	1'h0
/test_c4/m	1'h1
/test_c4/sdi	1'h0
Now	300 ns
Cursor 1	22.8 ns



Analysis | Wave | d_ff.sv | c4.sv | next_state.sv | test_c4.sv

Transcript

```
add wave -position end  sim:/test_c4/l
add wave -position end  sim:/test_c4/n
add wave -position end  sim:/test_c4/sdo
add wave -position end  sim:/test_c4/n_clk
add wave -position end  sim:/test_c4/rst
add wave -position end  sim:/test_c4/a
add wave -position end  sim:/test_c4/b
add wave -position end  sim:/test_c4/c
add wave -position end  sim:/test_c4/m
add wave -position end  sim:/test_c4/sdi
VSIM 59> run

VSIM 60>
```

0 ps to 315 ns | Project : Theta_3_simulation | Now: 300 ns Delta: 2 | sim:/test_c4

Type here to search

00:13
01/05/2026