

NETWORK Comp ADVANTAGES:

- 1) Communication :- Info exchange b/w computers at high speed
- 2) Resource sharing:- Computer on network can share I/O devices.
- 3) Non-local access:- By connecting Comp. over long distance they need not be near the comp. they are using

Ethernet : Popular type of Network

- can be a km long
- transfer up to 40GB/s
- It is LAN

LAN → Local Area Network : designed to carry data within a geography confined area, like within a building

WAN → Wide Area Network : A network extended over 100s of km's that can span over a continent.

PERFORMANCE :

- i) Execution time : Its response time - The time b/w start and completion of a task
- ii) THROUGHPUT : Also called bandwidth : Another measure of performance, it is the

→ No of tasks completed per unit time.

Performance =)

Execution time

X, Y are computers :

$$\text{Performance}_X = n$$

$$\frac{\text{Performance}_X}{\text{Performance}_Y} = \frac{n}{m}$$

⇒ X is n times faster than Y.

Measuring Performance:

CPU EXECUTION TIME: Also called CPU time.

The actual time CPU spends computing for a specific task.

USER CPU TIME: The CPU time spent in a program itself.

SYSTEM CPU TIME: The CPU time spent in the operating system performing tasks on behalf of the program.

CLOCK CYCLE: The time for one clock period.
usually the processor clock, which runs at a constant rate.

Also called clock or cycle or clock tick or ticks.

CPU time for = CPU clock cycles for a program \times Clock cycle time
 (program \rightarrow memory access)

smallest unit

\Rightarrow Clock cycle time $\propto \frac{1}{\text{clock rate}}$

\Rightarrow CPU time for = CPU clock cycles for a program $\frac{\text{a program}}{\text{Clock rate}}$

Eg: 2 GHz clock \Rightarrow means 2×10^9 cycles per second
 (clock rate)

INSTRUCTION PERFORMANCE:

CPU clock cycles = Instructions for a program \times Average clock cycle per instruction (CPI)

CPI : Average clock cycle per instruction

Instruction count = No. of instructions executed by the program.

$$\frac{\text{Seconds}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Clock cycles}}{\text{Instruction}} \times \frac{\text{seconds}}{\text{Clock cycle}}$$

POPU

Page No.:

Date: / /

$$\text{CPU time} = \text{Instruction Count} \times \text{CPI} \times \frac{\text{Clock cycle}}{\text{time}}$$

$$\text{CPU time} = \frac{\text{CPI} \times \text{Instruction Count}}{\text{Clock rate}}$$

- CPI varies with instruction mix.
- Instruction mix → measure of dynamic freq instruction across one or many programs.

RISC

(Reduced Instruction Set Computer)

- ⇒ Few Instructions
- ⇒ Few Addressing modes
- ⇒ Memory access limited to LOAD - STORE
- ⇒ All operations done within registers of CPU
- ⇒ fixed length easily decoded
- ⇒ Single cycle instant instruction execution

CISC

(Complex Instruction set Computer)

- ⇒ Large no. of instructions
- ⇒ Some instructions that perform specialised task are used infrequently
- ⇒ Large variety of addressing modes
- ⇒ Variable length of instruction formats
- ⇒ Instructions that manipulate operands in memory.

MIPS ARCHITECTURE

Instruction : words of a computer language

Instruction set : Its vocabulary

Similarity of instruction sets occurs \Rightarrow

- Because all computers are constructed from hardware technologies based on similar underlying principles.
- There are few basic operation that all computer must provide
- Max. performance, minimize cost & ~~minimize energy~~ \Rightarrow These things should be kept in mind while finding a language that makes it easy to build hardware.

Stored program concept \Rightarrow The idea that instructions and data of many types can be stored in memory as numbers leading to the stored program computer

\Rightarrow Each mips arithmetic instruction perform only 1 operation and must always have exactly three variables.

$$a = b + c + d + e$$

add a, b, c

add a, a, d

add a, a, e

- In MIPS data must be in registers to perform arithmetic.
- register \$zero always equals to zero (0)
- \$at register is reserved by assembler for handling larger constants.

$$f = (g+h) - (i+j)$$

\Rightarrow add \$t0, \$q, \$h

add \$t1, \$i, \$j

sub \$f, \$t0, \$t1

Word \rightarrow The natural unit of access in a computer, usually a group of 32 bits, corresponds to the size of bit

(Registers \$s6-\$s7 map to 16-23)

(Registers \$t0-\$t7 map to 8-15)

\Rightarrow reason for 32 Registers \rightarrow Smaller is faster

\rightarrow A very large number of registers may increase the clock cycle time simply because it takes electronic signals longer when they must travel farther

\Rightarrow \$s0, \$s1, ... : correspond to the variables

\$t0, \$t1, ... : correspond to temporary registers

$$f = (g+h) - (i-t)$$

$f, g, h, i, j \rightarrow$ are assigned to $\$S_0, \$S_1, \$S_2, \$S_3, \$S_4$

→ add $\$t_0, \$S_1, \$S_2$

add $\$t_1, \$S_3, \$S_4$

~~Sub~~

Sub $\$S_0, \$t_0, \$t_1$

- Processor can only keep a small amount of data in registers, but computer memory contains billions of data elements.
- Hence, data structures are kept in memory.

data-transfer instruction = a command that moves data between memory & register

$$g = h + A[8]$$

Compiler has associated $g, h \rightarrow \$S_1, \S_2
let base address of array is $\$S_3$.

lw $\$t_0, 8(\$S_3)$ [! 8 = offset added
add $\$S_1, \$S_2, \$t_0$ to base register]

Big Endian & Little Endian
(We assume a 4 byte word)

Big ENDIAN : Bytes are ordered from LEFT TO RIGHT

Eg: MIPS

0	0	1	2	3	Word 0
4	4	5	6	7	Word 1
8	8	9	10	11	Word 2
12	12	13	14	15	Word 3

address of word

(Address of the word is the address of the starting byte)

Little ENDIAN : Bytes are ordered from RIGHT TO LEFT

0	3	2	1	0	Word 0
4	7	6	5	4	Word 1
8	11	10	9	8	Word 2
12	15	14	13	12	Word 3

So to get proper byte address offset has to be added to the base register

Variable h is associated with \$S2 and base address of A is in \$S3.

$$A[12] = h + A[8]$$

Iw \$to, 32(\$S3) (start at 31T - 8)

add \$to, \$S2, \$to

sw \$to, 48(\$S3)

Registers take less time.

Throughput of Registers > Throughput of memory

- Accessing registers uses less energy than accessing memory.

addi → add immediate
Quick add instruction with one constant operand is called addi


addi \$S_3, \$S_3, 4 # $\$S_3 = \$S_3 + 4$

- MOV operation is add operation where one operand is zero.
- There is NO subi in MIPS because MIPS supports negative constants.

MIPS FIELDS

op	rs	rt	rd	shamt	function
6 (bits)	5	5	5	5	6

(R-TYPE format)
→ for register

$op \rightarrow \text{OPCODE}$ $rs \rightarrow \text{First register source operand}$ $rt \rightarrow \text{Second register source operand}$ $rd \rightarrow \text{register destination}$ $Shamt \rightarrow \text{shift amount}$ $\text{func} \rightarrow \text{function}$ $\text{add } \$s_0, \$s_1, \$s_2$ 

- If the address were to use the 5-bit fields in the format above, the constant within the load word instruction would be limited to 2^5 or 32. This constant is used to select elements from arrays or data structures, it often needs to be much larger than 32. This 5-bit is too small to be useful.

op	rs	rt	Constant or address
6	5	5	16 bits

(I-type format)**→ for immediate**

↳ This type used for load word (lw), store word (sw), addi.

→ First three fields of R-type & I-type is same size & same names, then length of 4th field of I type is equal to sum of lengths of last three fields of R-type.

Base array A → \$t₁
\$S₂ → h

$$A[300] = h + A[300]$$

lw \$t₀, 1200(\$t₁)

add \$t₀, \$S₂, \$t₀

sw \$t₀, 1200(\$t₁)

lw	35	9	8	1200		
add	0	18	8	8	0	32
sw	43	9	8	1200		

LOGICAL OPERATION :

	223rd bit no input	MIPS	Op	Op
Shift left	1	SLL	[23]	[90]
Shift right	233	SRL	[23]	[90]
Bit by Bit AND		and, and		
" OR		(OR, OR)		
" NOT		nor		

POPU

Page No.:
Date: / /

Set on less than : →

SLt → compares two registers and sets third register to 1 if first is less than second otherwise sets it to 0.

slt \$t₀, \$s₃, \$s₄ # \$t₀=1 if \$s₃ < \$s₄

SLti \$t₀, \$s₂, 10 # \$t₀=1 if \$s₂ < 10
immediate version

- SLt → for signed integers.
- For unsigned we have → SLtu
SLtui

MIPS provides instructions to move bytes : →

- Load byte (lb) : loads a byte from memory, placing it in the rightmost 8 bits of a register
- Store byte (sb) : Takes a byte from the rightmost 8 bits of a register and write it to the memory.

lb \$t₀, 0(\$sp)

sb \$t₀, 0(\$gp)

Code: →

```
void strcpy (char x[], char y[])
{
    int i;
    i = 0;
    while ((x[i] = y[i]) != '\0')
        i += 1;
}
```

$x \rightarrow \$a_0, y \rightarrow \$a_1, i \rightarrow \$s_0$

strcpy:

```

addi $sp, $sp, -4      # adjust stack for 1 more item
sw   $s0, 0($sp)
add $s0, $zero, $zero  # i = 0 + 0
L1: add $t1, $s0, $a1  # address of y[i] in $t1
lwv  $t2, 0($t1)       # $t2 = y[i]
add $t3, $s0, $a0      # address of x[i] in $t3
sb   $t2, 0($t3)       # x[i] = y[i]
bgeq $t2, $zero, L2    # if y[i] == 0, goto L2
addi $s0, $s0, 1        # i = i + 1
j    L1                  # go to L1
L2: lw   $s0, 0($sp)    # y[i] == 0
                           # restore old $s0
addi $sp, $sp, 4         # pop 1 word off stack
jr   $ra                  # return

```

Halfwords :-

MIPS instruction set has explicit instructions to load and store 16 bit quantities, called halfwords.

Load half (lh) : loads halfword from memory placing in rightmost 16 bits of register. It treats number as signed.

Load halfword Unsigned (lhu) : Works with unsigned numbers.

Store half (sh) : Takes a halfword from the right-most 16 bits of register and writes it to the memory.

lhu \$t0, 0(\$sp) # Read halfword from 16 bit source

sh \$t0, 0(\$gp) # Write halfword (16 bits)

→ 32-bit immediate operand

: 32bit

32-bit immediate Operand:

→ Although constants are freq. stored in 16 bit fields, sometimes they are bigger.

Load upper immediate (lui) : Used specifically to set the upper 16 bits of constant in a register, allowing subsequent instruction to specify the lower 16 bit of the constant.

Eg:- We have a 32 bit constant :

0000 0000 0011 1101 0000 1001 0000 0000

lui \$s0, f1 # 61 decimal = 0000 0000 0011 1101 binary
(After this value of s0 is :)

0000 0000 0011 1100 0000 0000 0000 0000

(Now inserting the lower 16 bits :)

Ori \$s0, \$s0, 2304

* \$ at → register reserved for the
assembler

↓ temporary register to create long
values.

ADDRESSING IN BRANCHES & JUMPS:

Operation

~~Address~~ TARGET ADDRESS

6 bits

26 bits

↓
It's a word
address, mainly
it represents
28-bit byte
address

Opcode

(J-type format)

JUMP opcode = 2

Program Counter = Register + Branch Address

Addressing using program counter

= ~~PROGRAM COUNTER RELATIVE ADDRESSING~~

= PC-RELATIVE ADDRESSING

Register \$zero: It has the value 0 &

Programmer cannot change the value of register \$zero

→ Register \$zero is used to create assembly language instruction that copies contents of one register to another.

move \$t0, \$t1 #register \$t0 gets register \$t1

↓ equivalent instruction

Add \$t0, \$zero, \$t1

MIPS converts $blt \rightarrow slt + bne$

These are PSEUDOINSTRUCTIONS

MIPS assemblers use: HEXADECIMAL

~~ARRAYS~~

~~Clear 1 (int array[], int size)~~

{

```
int i;
for(i=0; i < size; i+=1)
{
    array[i] = 0;
}
```

→ array and size → \$a₀ & \$a₁
 $i \rightarrow \$t_0$

move \$t₀, \$zero # $i = 0$

loop1: sll \$t₁, \$t₀, 2 # $\$t_1 = i \times 4$

add \$t₂, \$a₀, \$t₁ # $\$t_2 = \text{address of array}[i]$

sw \$zero, 0(\$t₂) # $\text{array}[i] = 0$

slt \$t₃, \$t₀, \$q₁ # $\$t_3 = (i < \text{size})$

bne \$t₃, \$zero, Loop1 # if ($i < \text{size}$) go to loop1

addi \$t₀, \$t₀, 1 # $i = i + 1$

~~Clear 2 (int *array, int size)~~

{

int *p;

for (p = &array[0]; p < &array[size]; p = p + 1)

*p = 0;

}

move \$t₀, \$a₀ # $p = \text{address of array}[0]$

loop²: sw \$r20, 0(\$t₀) # $\text{Memory}[p] = 0$

addi \$t₀, \$t₀, \$t₀ 4 # $p = p + 4$

add \$t₁

sll \$t₁, \$g₁, 2 # $$t_1 = \text{size} * 4$

add \$t₂, \$a₀, \$t₁ # $$t_2 = \text{address of array}[size]$

slt \$t₃, \$t₀, \$t₂ # $$t_3 = (p < \text{array}[size])$

bne \$t₃, \$zero, loop² # If ($p < \text{array}[size]$) goto loop²