



THINGS TO REMEMBER:

- Instructions are in Memory - when calculating single-cycle latency times, EVERY instr must read from mem @ start
- ADD/NOR/LW all have to access registers twice (R, W)
- Little endian: most sig @ HIGHEST memory address (remember that memory usually drawn flipped)
- CALLER / CALLEE: Remember to multiply by # of calls for BOTH caller and callee calculations
- "How many times will the label be executed in this program?" means actual LABEL line, NOT branching to label
- When adding to datapath:
 - Run thru control flow to ensure everything is there
 - ADD CONTROL BITS @ BOTTOM AS NECESSARY
- ARM/LEO: Don't assume return regs / org regs - look @ code to figure this stuff out.

LC2K MULTICYCLE DATAPATH



SYMBOL TABLE

INCLUDE

- Library / Extern funcs (U)
- Funcs in this file (T)
- Global Vars (D)
- Static Vars (D)
- Extern Vars (U)

DO NOT INCLUDE

- #include, #define
- Local variables
- Definitions of classes / structs - only include when specific instance declared / initialized

RELOCATION TABLE

INCLUDE

- Extern / library function calls (BL)
- Global / static / extern variable load / store
 - recall +t are BOTH L,S
 - LHS → STUR; RHS → LDR

DO NOT INCLUDE

- Locally-defined function calls
- Setting/getting local vars
- Declaration / declaration + initialization of global / static / extern

Recall: strcpy (char * dest, char * src)

①	Are we writing to the PC this time? (1-Yes; 0-No)	② Are we accessing text (0) or data (1) from memory?	③ Are we using memory? (1-y/0-n)	④ Are we writing to memory? (1-y/0-n)	⑤ Are we storing a new instr? (1-y/0-n)	⑥ Are we writing to reg B (0) or the dest reg (1)?	⑦ Are we writing to reg file? (1-y/0-n)	⑧ Are we operating on PC (0) or [reg A] (1)?	⑨ Are we operating on [reg B] (0), 1 (0), 0 (1), or the offset (3)?	⑩, ⑪ Are we adding (0) or NOR (1)?	⑫ Are we adding (0) or ORing (1)?	Next state?	CURR STATE					Store instr. in IR		Store PC+1 in ALUR	
												ST 3	ST 2	ST 1	ST 0	Curr State	DECODE	PC = PC + 1; branch to state; need RA, RB	EXEC	MEM	ALUR
0	0	1 (get instr)	0	1	X	X	0	X	O1 (PC + 2 in ALU)	0	0	0	0	1	0	Fetch instr.					
1	X	0	X	0	X	X	0	X	X1	1	1	1	1	1	1	Read instr.	PC = PC + 3; branch to state; need RA, RB				
0	X	0	0	X	0	X	0	1	O2	0	1	1	1	2	2	ADD 3					
0	X	0	0	X	0	X	0	1	O3	0	0	0	0	3	3	NOP 4					
0	X	0	0	X	0	X	0	1	O4	0	0	0	0	4	4	NOR 3					
0	X	0	0	X	0	X	0	1	O5	0	0	0	0	5	5	NOR 4					
0	X	0	0	X	0	X	0	1	O6	0	0	0	0	6	6	LW 3					
0	X	0	0	X	0	X	0	1	O7	0	0	0	0	7	7	LW 4					
0	X	0	0	X	0	X	0	1	O8	0	0	0	0	8	8	LW 5					
0	X	0	0	X	0	X	0	1	O9	0	0	0	0	9	9	SW 3					
0	X	0	0	X	0	X	0	1	O10	0	0	0	0	10	10	SW 4					
0	X	0	0	X	0	X	0	1	O11	0	0	0	0	11	11	BGE 3					
0 (use EQ)	X	0	0	X	0	X	0	X	O12	0	0	0	0	12	12	BEQ 4					

