## COMPUTER ARCHITECTURE AND SYSTEM SOFTWARE (SEMESTER - 2)

# CS/BCA/SEM-2/BCA-201/09



																			c	2-1	0, 01.	31,
1.	Signa	ture of I	nvigilato	or																		
2.	Signature	of the Off	ficer-in-Cl	••••• harge	Re	g. N	lo.															
				No. of didate																		
				C	S/E	BCA	 ./S	EM	 [-2	 / <b>B</b> (	 C <b>A</b>	-20	) 1	09						- —		
	ENGINEERING & MANAGEMENT EXAMINATIONS, JUNE - 2009 COMPUTER ARCHITECTURE AND SYSTEM SOFTWARE (SEMESTER - 2)																					
C	OMPU7	TER A	RCH	ITEC'	TUF	RE A	AN	D S	SYS	STE	CM	S	)F	ΓW	AR	<b>E</b> (	( <b>S</b> ]	EM	ES	TE	<b>R</b> -	<b>2</b> )
Tin	ne: 3 Ho	ours ]																[ ]	Ful	l Ma	arks	: 70
1.	concer	ooklet is ned sub	s a Que ject con	stion-cu imence	ım-Aı from	nswei Page	r Bo	3.									_					
2.	b)	provide For <b>Gr</b> e	d <b>again</b> oups –	Question st each B & C ons of G	<b>ques</b> you	<b>tion</b> . ha e	to	ansv	ver	the	que	stio	ns i	n tł	ie s	pace	pro	ovide	ed n	narke	ed 'A	ınswei
				both sid	_				пта	II S W	LI Ų	урс.	Уu	СБЦ	ліз	or <b>u</b>	IUu	p – v	C a	IC LO	nig a	uiswci
3.				in the b					your	Adı	nit (	Card	d be	fore	ans	weri	ng tl	ne qu	ıest	ions		
4.				given in			-					_			_							
5. 6.	Do not render	write yo you lia	our nam	to write 1 or pu lisqualif es.	t any	spec	ial :	marl	k in	the	boo	klet	tha	t ma	ıy di	sclo	se y	our :				
7.	Use of	Mobile	Phone a	and Pro	gram	mab	le C	alcu	lato	r is	tot	ally	pro	hibi	ted	in t	he e	xam	ina	tion	hall	
8.	page of	f this bo	oklet wi	e bookle ith you o	outsid	le the	e exa	amin	atio	n ha	dl, v	whic	h w	ill le	ad	to di					t tak	ke any
9.	Rough			ary is to							-					_						
		No ad	dition	al shee	ts ar	e to	be	use	d aı	nd r	ıo l	oos	ер	ape	r wi	ll be	e pı	ovio	ded			
				FOR	OF	FICE			•			ATI	ON	ON	ILY							
				•	_		Ma	arks	Ob.			_	_	_		~						
Q	uestion		1 1	Group	– A	Т			Ι	Gi	oup	) – I	5 	Gro	up -	- C	1	otal	. 1	Exa	min	er's
Λ	lumber Marks									$\bot$	$\perp$	_	_				M	arks	s	Sig	natı	ıre
	mu no								1							Ī						

Head-Examiner/Co-Ordinator/Scrutineer

**2205 ( 03/06 )** 

Obtained



# ENGINEERING & MANAGEMENT EXAMINATIONS, JUNE - 2009 COMPUTER ARCHITECTURE AND SYSTEM SOFTWARE SEMESTER - 2

Time: 3 Hours [ Full Marks: 70

#### **GROUP - A**

	( Multiple Choice Type Questions )												
1.	Cho	ose th	10 × 1 = 10										
	i)	The	instruction LOAD A is a										
		a)	zero address instruction	b)	one address instruction								
		c)	two address instruction	d)	three address instruction								
	ii)	The	purpose of cache memory in a c	comput	er is to								
		a)	ensure fast booting	b)	reduce load on CPU regis	ters							
		c)	replace stati memory	d)	speed up memory access								
	iii)	Obje	ect code is										
		a)	input to assembler	b)	output of assembler								
		c)	intermediate code	d)	none of these.								
	iv)	Whi	ch of the following is not an adv	antage	of Dynamic RAMs ?								
		a)	High density	b)	Low cost								
		c)	High speed	d)	No need of memory refres	sh.							



4

v)	DMA	module can communicate with	CPU tl	nrough	
	a)	interrupt	b)	cycle stealing	
	c)	branch instruction	d)	none of these.	
vi)	The r	number of fetch operation(s) to e	xecute	instruction in immediate mode	e is
	a)	0	b)	1	
	c)	2	d)	none of these.	
vii)	A CP	U has 16 bit program counter(Po	C). This	s means CPU can address	
	a)	16K	b)	32K	
	c)	64K	d)	256K memory locations.	
viii)	The r	najor objective in choosing page	replac	ement policy is to	
	a)	minimize hit ratio	b)	reduce size of page	
	c)	maximize hit ratio	d)	none of these.	
ix)	The s	sum of ( 24D ) $_{16}$ and ( 9 AA ) $_{16}$	is		
	a)	( BE7 ) <sub>16</sub>	b)	(BE6) <sub>16</sub>	
	c)	(AF7) <sub>16</sub>	d)	(BE7) <sub>16</sub> .	
x)	In a s	stack computer, there is suppor	t for		
	a)	PUSH and POP instruction only	7		
	b)	zero address instruction only			
	c)	zero address instructions, PUS	H and	POP	
	d)	none of these.			
<b>2205</b> ( 03	3/06)				



#### 5 **GROUP – B**

#### (Short Answer Type Questions)

Answer any three of the following.

 $3 \times 5 = 15$ 

2. Distinguish between Fixed point and Floating point representations.

5

- 3. Distinguish between vectored and non-vectored interrupt. What is subroutine? 4 + 1
- 4. What are the 16-bit registers available in 8085 Microprocessor? Write about them.

2 + 3

5. Why is 'bootstrap loader' program stored in ROM and not in RAM?

5

- 6. a) What would be happen if a computer does not have any OS installed in it?
  - b) What are the differences between static memory and dynamic memory?
  - c) What is flash memory?

2 + 2 + 1

#### GROUP - C

#### (Long Answer Type Questions)

Answer any three of the following.

 $3 \times 15 = 45$ 

- 7. a) Explain memory interleaving with diagram.
  - b) Write short note about content addressable memory (CAM) with diagram.
  - c) Discuss direct mode and indirect mode of addressing of instruction with examples. 5+6+4
- 8. a) What is parallel processing?
  - b) What is arithmetic pipelining?
  - c) What is vector processing? Explain how matrix multiplication is performed using vector processing. 6 + 4 + (1 + 4)



9.	Draw	and explain a 4-bit arithmetic circuit which can perform the following	lowing:	5								
	a)	Add										
	b)	Add with carry										
	c)	Subtract with borrow										
	d)	Subtract										
	e)	Transfer of A										
	f)	Transfer A										
	g)	Increment										
	h)	Decrement.	Decrement.									
10	a)	What is virtual memory? What could be the maximum size of Justify.	virtual memory	?								
	b)	Briefly explain an instruction execu ion cycle with proper timing	g diagram.									
	c)	Explain the Booth algorithm Illustrate with an example.										
	d)	Briefly discuss different types of ROM.										
	e)	Differentiate between static RAM and dynamic RAM.	3 + 3 + 3 + 3 +	3								
11.	Write	e short notes on any three of the following:	$3\times 5=1$	5								
	a)	Single-pass assembler										
	b)	DMA controller										
	c)	Interrupt handling										
	d)	Cache memory										
	e)	Shift micro-operations.										

Name	:	******	•••••••	*******	*******	••••	٠.
Roll N	o. :	************	*************		•		
Invigil	ator's	s Signature	• •••••••••	••••••	••••		
		¥ .	C8/	BCA,	SEM-2	/BCA-20	1/2010
•			201	0			-, -010
		COMPUT	ER ARCH	ITE	CTURE	AND	
<i>7</i> 01 •			STEM SO	FTV	VARE	· · · · · · · · · · · · · · · · · · ·	•
1 tme A	llotte	d:3 Hours				Full Mar	ks : 70
		The figures i	in the margin	india	vata full .		
Cand	ldate:	s are requir	ed to give the	er and	are juit i	narks,	<u>.</u>
			as far as p	ractio	able.	ineir own	words
		•					
•		( Multiple	GROUP c Choice T	- A Vne (	) Duestio		
•	_	•		, pc s	arcetto.	ues j	
1. Ch	100 <b>s</b> e	the correct	alternatives	for th	e follow	ing 10.	. 1 . 10
i)	80	85 is a	bit	micr	OBTORAGE	mg; 10 x	1 = 10
	a)	8		b)	16	Ю1.	
	c)	32		•	64	· 	
11)	Th	e sum of (1	0110) <sub>2</sub> and (	•			
*. · ·	a)	011011	/2		<u> </u>	<u>.</u>	
	c)	001100		<b>b</b> )	10001		
iii)			- 1015	d)	100010	) <b>.</b>	
	a)		n LOAD is a				·
<b>.</b>			ess instructi			•	
	b)		ess instructio		/	· . ·	
	c)	A	ss instruction				
	d)	three-add	ress instruct	ion.	•	•	٠.
2004	.:						

[ Turn over

iv)	2's (	complement of 10101	00 is		
	a)	0110011	<b>b</b> )	0101100	
	c)	1010101	d)	0010010.	
v)	DM	A stands for			•
	a)	Data Memory Access	ĭ		
· .	<b>b</b> )	Distributed Memory	Access		ė
•	<b>c</b> )	Detect Memory Acce	<b>\$</b> \$		
	d)	none of these.			
vi)	mu	is an implestiple instructions cution.			
	a)	Pipelining	<b>b</b> )	Hazard	
,	c)	Interrupt	d)	Strobe.	
vii)	MA	R stands for			
	<b>a</b> ) .	Memory Address Re	gister	• .	
	ъ)	Memory Abstract Re	gister		
	c)	Memory Activity Reg	ister	•	
	d)	none of these.	· .		
viii)		registe	er is us	sed to store	result of an
	a)	Program counter	<b>b</b> )	Base regis	ter
	c)	Flag register	đ)	None of th	ese.
ix)		Race condition is apen the values of $R & S$		i in a clock	S-R flip-flop
	a)	1, 1	b)	1, 0	
	( c)	0, 0	d)	0, 1.	

- x) ..... is a memory which transmits data from main memory to CPU and vice versa.
  - a) RAM

b) Cache

c) Auxiliary

d) Virtual.

#### GROUP - B (Short Answer Type Questions)

Answer any three of the following.

 $3 \times 5 = 15$ 

- What do you mean by memory read and write operation?Describe using register transfer language.
- 3. Explain direct and indirect addressing with the help of neat sketch.
- 4. What is virtual memory?
- 5. Write down the register transfer language for execution of LDAX B
  STAX D
- 6. Comment on Direct mapping function of 2048 word cache memory onto 65,536 word main memory.

#### GROUP - C

## (Long Answer Type Questions)

Answer any three of the following.

 $3 \times 15 = 45$ 

7. What is virtual memory? What could be maximum size of virtual memory? Justify. Briefly describe an instruction execution cycle with proper timing diagram. Explain the Booth's algorithm. Illustrate with example. Briefly discuss different types of ROM. Differentiate between Static RAM and Dynamic RAM.

3 + 3 + 3 + 3 + 3

[ Turn over

- 8. What are the differences between RISC and CISC processors? Explain the concepts of sequential processing, pipelining and parallel processing with examples. What are the elements of a machine instruction? What is meant by memory access time?

  4+6+3+2
- 9. What are 16-bit registers available in 8085 Microprocessor?
  Write about them. What is 'bootstrap loader' program stored in ROM and not in RAM? What are the elements of machine instruction?
  2+3+5+5
- 10. What is interrupt? What is the difference between primary and secondary storage devices? What is stack? What is flag? What is the disadvantage of microprocessor? What is the difference between microprocessor and microcontroller?

2+4+2+2+2+3

- 11. Write short notes on any three of the following:
- 3 x 5

- a) Vector processing
- b) Paging
- c) DMA controller
- d) Cache memory
- e) 4 in 1 multiplexer.

Name :	
Roll No.:	
Invigilator's Signature :	

#### 2011

# COMPUTER ARCHITECTURE AND SYSTEM SOFTWARE

Time Allotted: 3 Hours Full Marks: 70

The figures in the margin indicate full marks

Candidates are required to give their answers in their own words

as far as practicable.

#### GROUP A

#### ( Multiple Choice Type Questions )

- 1. Choose the correct alternatives for the following:  $10 \times 1 = 10$ 
  - i) The program ha translates a high-level language program to binary is called
    - a) compiler
- b) byte code
- c) operating system
- d) none of these.
- ii) There are two major types of control organization. They are
  - a) Hardwared control and micro-programmed control
  - b) Hardware and software
  - c) Operating system and hardware
  - d) System software and application software.

2004 [ Turn over

iii)	The	full form of MRI is		
	a)	Memory reference inst	ructio	on
	b)	Memory reference inter	rprete	er
	c)	Memory reference inter	rrupt	
	d)	None of these.		
iv)	The	input symbolic progran	ı is ca	alled
	a)	Source program	b)	Object-program
	c)	Byte code	d)	None of these.
v)	The	data register is sometin	nes ca	alled
	a)	Pipeline register	b)	Buffer
	c)	Compiler	d)	Sequencer.
vi)	The			
	a)	Program status word		
	b)	Password sta us word		
	c)	Program sta us work		
	d)	Password status work.		
vii)	The	full form of RISC is		
	a	Reduced Instruction S	et Co	mputer
	b)	Register Instruction Se	et Cor	nputer
	c)	Reduced Instruction S	et Co	mponent
	d)	None of these.		
viii)	9's c	complement of 546700 i	s	
	a)	453299	b)	483270
	c)	32955	d)	669290.
2004		2		

					CS/I	BCA	/SEN	<b>Л-2/ВС</b>	A-20	01/2011
	ix)	The :	2's complen	nent o	of 1101	100	is			
		a)	0010100			b)	110	01100		
		c)	11111111			d)	111	10000.		
	x)	The i	full form of	MAR	is					
		a)	Memory Ad	ldress	s Regist	er				
		b)	Memory Ad	ldress	s Routir	1e				
		c)	Memory Ad	lder F	Register					
		d)	Multiplexe	r Add	er R gis	ster.				
				GR	OUP – H	3				
			(Short A				stioı	ıs)		
									9	× 5 = 15
			Answer a	ny uu	ee or u	16 10	nowi	iig.	3	x 5 = 15
2.	Esta	ablish	the concep	t of th	iree sta	te le	ns b	uffer		
3.	Des	cribe t	the working	gprin	ciple of	bina	ıry ir	icremei	nter.	
4.	Wha	at is	OP code ?	Wha	at is ii	nstrı	ıctio	n code	? 7	What is
	Ass	emble	r ?						1	1 + 2 + 2
5.	Wha	at is	locality	of	referen	ice	?	What	is	biased
	exp	onent	?							2 + 3
6.	Disc	cuss tl	ne memory	read	and me	emor	y wri	te oper	atior	1S.
20	004				3				[ T1	urn over

#### **GROUP - C**

#### (Long Answer Type Questions)

Answer any *three* of the following.  $3 \times 15 = 45$ 

- 7. Describe the rules of the language? What do you mean by subroutine? What is binary adder? 9 + 3 + 3
- 8. What is parallel processing? Describe the working principle of pipelining. Explain the major characteristics of an RISC processor. 2 + 10 + 3
- 9. Write the applications of vector processing. Explain memory interleaving. 5 + 10
- 10. a) Perform the subtraction with following unsigned decimal number by taking the 10's c mplement of the subtrahend.

#### 5250 - 1 21

b) Perform the subtraction with the following unsigned binary number by taking the 2's complement of the subtrahend.

#### 11010 - 1101

- c) Explain asynchronous mode of data transfer. 5 + 5 + 5
- 11. Write short note on any *three* of the following:  $3 \times 5$ 
  - a) Memory stack
  - b) Addressing modes
  - c) Program interrupt
  - d) Data dependency
  - e) Content Addressable Memory ( CAM ).

2004 4

mai	пе :	•••••	• • • • • • • • • • • • • • • • • • • •	• • • • • • • • • • • • • • • • • • • •		•••••	•••••
Rol	l No. :	• • • • • • • • • • • • • • • • • • • •					
Inv	igilato	or's Si	ignature : .				•••••
				CS/	BCA	/SEM-2/I	BCA-201/201
				2012			
	CO	MPU	JTER AF	RCHITECT SOFTWA		E AND S	SYSTEM
Tim	e Allo	otted :	: 3 Hours				Full Marks : 70
		Th	e figures ir	n the margin i	ndica	ite full ma	rks
Co	andid	ates (	are require	d to give their as far as pr			eir own words
				GROUP	A		
			( Multipl	e Choice Ty	pe Qı	iestions )	
1.	Cho	ose t	he correct	alternatives	for th	e followin	ıg:
							$10 \times 1 = 10$
	i)	Gra	y code for	decimal 12 is	3		
		a)	1100		b)	1011	
		c	1010		d)	0100.	
	ii)	9's	compleme	nt of 46 is			
		a)	54		b)	64	
		c)	63		d)	53 .	
	iii)	BCI	O numbers	s express eacl	ı dec	imal digit	as
		a)	Byte		b)	Nibble	

2004 [ Turn over

c)

Bit

d) ASCII.

iv)				locations from 0000 to te. The memory capacity
	is	r. Each location stores	ТБу	e. The memory capacity
	a)	8 k byte	b)	16 k byte
	c)	24 k byte	d)	32 k byte.
v)	The	transfer operation P	: R <sub>2</sub>	$\leftarrow R_1$ will be executed
	only	when		
	a)	P = 0	b)	P = 1
	c)	P > 0	d)	P < 1
vi)		number of multiplexemon bus for 8 registers		equired to construct a 4 bits each is
	a)	16	b)	8
	c)	4	d)	2.
vii)	A log	gical shift is one that t	ansfe	ers through the
	seria	al input.		
	a)	0	b)	1
	c)	either 0 or 1	d)	both (a) and (b).
viii)	A co	mputer instruction is a		code.
	a)	Hexadecimal	b)	Decimal
	c)	Binary	d)	Octal .
ix)	DMA	A stands for		
	a)	Digital Memory Addres	ss	
	b)	Direct Memory Access		
	c)	Digital Memory Array		
	d)	Dual Memory Arithme	tic.	

x)	The	basic	computer	consists	of	 types	of
	regis	sters.					

a) 6

b) 8

c) 9

d) 18.

#### **GROUP - B**

#### (Short Answer Type Questions)

Answer any three of the following.

 $3 \times 5 = 15$ 

- 2. Describe the working principle of binary incrementer.
- 3. What is meant by random access and sequential access of memory devices? Explain.
- 4. Briefly describe an instruction execution cycle with proper timing diagram.
- 5. What is locality of ref renc ? What is biased exponent?

2 + 3

6. What are the uses of a System Bus and Data Bus? How do they differ from an Address Bus? 3 + 2

#### **GROUP - C**

#### (Long Answer Type Questions)

Answer any *three* of the following.  $3 \times 15 = 45$ 

7. What is virtual memory? What could be the maximum size of virtual memory? Justify. Briefly describe an instruction execution cycle with proper timing diagram. Explain the Booth's algorithm. Illustrate with example. Briefly discuss different types of ROM. Differentiate between Static RAM and Dynamic RAM.

3 + 3 + 3 + 3 + 3

- 8. What are the differences between RISC and CISC processors? Explain the concepts of sequential processing pipelining and parallel processing with example. What are the elements of a machine instruction? What is meant by memory access time? 4+6+3+2
- 9. What are 16-bit registers available in 8085 microprocessor? Write about them. What is 'bootstrap loader' program stored in ROM and not in RAM? What are the elements of machine instruction? 2+3+5+5
- 10. What is interrupt? What is the difference etween primary and secondary storage devices? What is stack? What is flag? What is the disadvantag of microprocessor? What is the difference between microprocessor and the microcontroller? 2+4+2+2+2+3
- 11. Write short notes on any *three* of the following :  $3 \times 5$ 
  - a) Vector Processing
  - b) Pag ng
  - c) DMA controller
  - d) Cache memory
  - e) 4 in 1 multiplexer.

2004 4

2								
Roll	! No. :	•••••		• • • • • • • • • • • • • • • • • • • •		••••••	•••••	
Invi	igilato	r's Si	ignature :		•••••		•••••	
				(	CS/BCA	/SEM-2/E	3CA-20	01/2013
				20	13			
СО	MPU	TER	ARCHIT	ECTUR	E AND	SYSTEM	SOF	TWARE
Tim	Time Allotted : 3 Hours				1	Full Mc	urks : 70	
		Th	e figures in	ı the marq	jin indica	ate full ma	rks.	
Co	andida		are required	_				า words
Ct	ırıaıaı	<i>x</i> .co (	are required	as far as			cu owi	i words
				us jui us	s praeuci	ibie.		
				GROU	<b>P</b> – <b>A</b>			
			( Multiple	e Choice	Type Qu	iestions )		
1.	Cho	ose t	he correct	altern tiv	es for an	ny <i>ten</i> of tl	he follo	owing:
							10	$\times$ 1 = 10
	i)	Gra	y code for o	decimal 1	2 is			
		a)	1100		b)	1011		
		c)	1010		d)	0100.		
	ii)		complemen	nt of 46 is				
		a)	54		b)	64		
		′ 🔻	63		d)	53.		
	iii)		) numbers	express 6		•	as	
		a)	Byte		b)	Nibble		
		c)	Bit		d)	ASCII.		
	iv)		nicroproces					
			F. Each	location	stores	1 byte.	The	memory
		_	acity is		1. )	1611		
		,	8 k byte		b)	16 k byt		
		c)	24 k byte		d)	32 k byt	e.	

2004 [ Turn over

v)	Con	emputer registers are designated by				
	a)	capital letters				
	b)	both capital and small	lette	ers		
	c)	numerals				
	d)	small letters.				
vi)	The	transfer operation $P: I$	$R_2 \leftarrow$	$R_1$ will be executed only		
	whe	n				
	a)	P = 0	b)	P = 1		
	c)	<i>P</i> > 0	d)	<i>P</i> < 1.		
vii)		number of multiplexomon bus for 8 registers		required to construct a 4 bits each is		
	a)	16	b)	8		
	c)	4	d)	2.		
viii)		n Selective – compleme leved by m		nd Clear operations are operation.		
	a)	OR	b)	AND		
	c)	NOT	d)	XOR.		
ix)		gical shift is one that tr serial input	ansf	ers through		
	a)	0	b)	1		
	c)	either 0 or 1	d)	both 0 and 1.		
x)	A co	emputer instruction is a		code.		
	a)	hexadecimal	b)	decimal		
	c)	binary	d)	octal.		
xi)	DM	A stands for				
	a)	Digital Memory Addres	SS			
	b)	Direct Memory Access				
	c)	Digital Memory Array				
	d)	Dual Memory Arithme	tic.			

- xii) The basic computer consists of ...... types of registers.
  - a) 6

b) 8

c) 9

d) 18.

#### GROUP - B

#### (Short Answer Type Questions)

Answer any *three* of the following.  $3 \times 5 = 15$ 

- 2. Describe the working principle of binary incrementer.
- 3. What is virtual memory? What is locality of reference? 3 + 2
- 4. What are the uses of a System Bus and Data Bus? How do they differ from an Address Bus? 3 + 2
- 5. Explain direct and indirect addressing with the help of neat sketch.
- 6. Why is 'bootstrap loader' program stored in ROM and not in RAM?

#### GROUP - C

#### (Long Answer Type Questions)

Answer any *three* of the following.

 $3 \times 15 = 45$ 

- 7. a) What is parallel processing?
  - b) What is arithmetic pipelining?
  - c) What is vect r processing? Explain how matrix multiplic t on is performed using vector processing.
  - d) Discuss Booth's algorithm for binary multiplication using the example of multiplication of two signed numbers +13 and -11. 3+3+(1+3)+5
- 8. a) What is interrupt?
  - b) Discuss different major types of interrupts.
  - c) Point out the differences and similarities between external and internal interrupts. 3 + 8 + 4
- 9. What are the 16-bit registers available in 8085 microprocessor ? What are the types of CPU organization ? Discuss in brief with example. 5 + 10

- 10. Explain asynchronous mode of data transfer. Discuss priority interrupt. 10 + 5
- 11. Write short notes on any *three* of the following:  $3 \times 5$ 
  - a) Stack organization
  - b) Memory stack
  - c) Addressing mode
  - d) Cache memory
  - e) First and Second Pass Assembler.

\_\_\_\_\_

2004 4

#### 2014

#### Computer Architecture and System Software

Time Alloted : 3 Hours

Full Marks: 70

The figure in the margin Indicate full marks.

Candidates are required to give their answers in their own words as far as practicable

# GROUP.-A

( Multiple Choice Type Questions )

1.	Cho	ose the correct	alternatives	for the folk	owing:			
			•			10x1=10		
	1)	The contents	of a Base mode.	Register	may be	changed in		
		a) User		b) Privile	geđ			
		c) Safe	d) None of th					
	ii)	An arithmetic left shift						
		a) Multiplies a signed number by 2 b) Divides a signed number by 2 c) Multiplies a signed number by 4 d) Divides a signed number by 4						
	iii)	Number of a memory is	ddress lines	required	for acc	ess of 1MB		
		a) 17	b) 18	c) 19		d) 20		
	iv)	A is a complete CPU on a single chip.						
20	56		1			[ Turn over ]		

	a) Microproc c) Control Ui		b) Micro-contro d) ALU	lier
V)	8085 has a total	of	registers.	
	a) 10	b) 11	c) 12	d) 13
vi)	ADD is a	addre	es instruction.	
	a) Zero	b)One	c)Two	d) Three
vii)	The 8085 instru immediate mode		transfer a data to	a register in
	a) MOV		b) MVI	•
	c) LOAD		d) None of thes	•
viii)	to be executed.	ates the ac	idress of the next m	icrolnstruction
	a) Program ( b) Address o c) Instruction d) None of the	omputation register	on circuit	
ix)	The minimum ti	me elaps	ed between two re	ad requests is
	a) Access tir c) Turnarour		<ul><li>b) Cycle time</li><li>d) Waiting time</li></ul>	
x)	Division by zero	causes a	n error of class	
	a) Trap c) I/O interru	pt	b) Timer Interru d) Hardware fai	
		GROU	P-B	
			ype Questions ) of the following.	3x5=16
Drav	w a 4 - bit Adder - s	ubtractor	circuit and explain	its function. 5
Drat	-	ommon b	us system for 4 reg	isters using 4 x
1 100	· ·			5
				_
56				

What are Direct and Indirect address? Explain with example. Make a flat of registers for the basic computer, indicating the

function of each register.

6. What is instruction cycle? What are the different phases of this

2+3

Write an Assembly language program to add two numbers.

#### **GROUP - C**

#### (Long Answer Type Questions) Answer any three of the following.

3x15=45

- a) What will be the content of the Program Counter after fetching 8bit / 16bit data from a memory location 3065H. The instruction to fetch the data resides at 5132H. Assume the instruction length to be 3 bytes.
  - b) Why are interrupts considered to be a useful mechanism in the context of improving the efficiency of processing?
  - c) What are the steps for a simple instruction cycle? Explain Fetch Cycle and Indirect Cycle using Register Transfer Language.

2+3+(2+8)

9. Draw and explain one stage of an ALU with shift capability along with the micro-operations performed.

[15]

- 10. a) What do you mean by packing? Given two decimal digits 5 and 9, show the packing procedure through proper steps.
  - b) What is an Instruction Set?
  - c) Convert the following expression into Reverse Polish Notation

2056

[ Turn over ]

and show the evaluation procedure in the stack organized CPU:

A x B + C x (D+ E)

(2+5)+2+

- 11. a) Explain the Programmed Input/Output with a flow chart.
  - b) Draw the logic diagram of a binary cell and explain its working.
- 12. Write short notes on any three of the following:

5x3 = 15

- a) Cache Memory
- b) Arithmetic Pipelining
- c) Program Counter
- d) RIM and SIM instructions
- e) Flag Register in 8085



#### WEST BENGAL UNIVERSITY OF TECHNOLOGY

# BCA-201

#### COMPUTER ARCHITECTURE AND SYSTEMS SOFTWARE

Time Allotted: 3 Hours Full Marks: 70

The questions are of equal value.

The figures in the margin indicate full marks.

Candidates are required to give their answers in their own words as far as practicable.

All symbols are of usual significance.

# GROUP,A (Multiple Choice Type Questions)

1.	Answer all que	estions.		·	10×1 = 10				
(i)	Gray code for	decimal 12 is							
	(A) 1100	(B) 1011	(C) 1010	(D) 0100					
(ii)	9's complement of 46 is								
	(A) 54	(B) 64	(C) 63	(D) 53					
(iii)	BCD number e	express each decima	l digit as						
	(A) Byte	(B) Nibble	(C) Bit	(D) ASCII					
(iv)	A microprocessor has memory locations from 0000 to 7FFF. Each location stores 1 byte. The memory capacity is								
-	(A) 8k byte	(B) 16k byte	(C) 24k byte	(D) 32k byte					

#### CS/BCA/Even/Sem-2nd/BCA-201/2015

(v)	Computer registers	are designated by	1	•		
	(A) capital letters		(B) both capita	al and small letters		
	(C) numerals	•	(D) small lette	ers		
(vi)	The number of m registers with 4 bits	_	red to construc	ct a common bus for	8	
	(A) 16	(B) 8	(C) 4	(D) 2		
(vii)	Both Selective – comicrooperation	omplement and C	lear operations	are achieved by	_	
	(A) OR	(B) AND	(C) NOT	(D) XOR		
(viii)	A logical shift is or	ne that transfers	through	the serial input.		
	(A) 0		(B) 1			
	(C) either 0 or 1		(D) both 0 and	<b>i</b> 1		
(ix)	A computer instruc	ction is a	code.			
	(A) Hexadecimal		(C) Binary	(D) Octal		
(x)	DMA stands for					
	(A) Digital Memor	y Address	(B) Direct Me	emory Access		
	(C) Digital Memor	у аттау	(D) Dual Men	nory Arithmetic		
		, GR	OUP B			
		(Short Answer	r Type Questio	ons)		
	Answer any three	questions,				3×5 = 15
2.	•	•	nd non-vector	red interrupt. What	is	3+2
3.	Convert the hexade	ecimal number A(	B9 into decima	al, binary and octal.		5
			2	•		

#### CS/BCA/Even/Sem-2nd/BCA-201/2015

4.	What is OP code? What is instruction code? What is assembler?						
5.	What is Instruction cycle? What are the different phases of this cycle.	2+3					
6.	Write an Assembly language program to add two numbers.	5					
GROUP C (Long Answer Type Questions)							
	Answer any three questions.	$3\times15=45$					
7. (a)	What is DMA? Briefly explain with suitable diagram, the DMA operation in association with CPU.	(2+6)+3+4					
(b)	What is speed up, throughput of a pipelined architecture?  A hierarchical cache — main memory subsystem has the following speculations (i) cache access time of 60nsec. (ii) Main memory Access time of 600nsec. (iii) 80% of memory request are for read. (iv) Hit ratio of 0.9 for read access and the write — through scheme is used.  Calculate average access time of the memory system considering only read cycle.						
8. (a)	Perform the subtraction of the following unsigned decimal number by taking the $10$ 's complement of the subtrahend: $7452-1243$	. 5					
(b)	Perform the subtraction of the following unsigned binary number by taking the 2's complement of the subtrahend $11010-1101$	5					
(c)	Explain asynchronous mode of data transfer.	5					
9. (a)	What do you mean by "addressing mode"?	2					
(b)	How many addressing modes are found in 8085 microprocessor? What are those modes?	5					
(c)	Briefly describe with example the "memory – direct – addressing mode".	2					
(d)	What is a stack? What are the operations that can be performed on a stack?	2					

-- LARGE SET 87 W/TURN 4P (884X550)

#### CS/BCA/Even/Sem-2nd/BCA-201/2015

(e)	Write an Assembly – Language – Program to add n numbers where the numbers are stored in n consecutive locations (NUM, NUM + 1	4	
10.(a)	Draw the basic organization of a Hardwired Control Unit.	3	
(b)	Write the Register Transfer Language of the execution of ADD M instruction.	6	
(c)	Draw the basic organization of a micro programmed Control Unit.	3	
(d)	What is a microinstruction and a micro program?	3	
11.(a)	Design a Half-Adder Circuit.	3	
(b)	Design a 1-bit Full Adder using two Half-Adders.	2	
(c)	Draw the Circuit diagram of an 8-bit normal Full Adder. If the delay to produce $C_{i+1}$ from $C_i$ is 10ns and $S_i$ from $A_i$ , $B_i$ and $C_i$ is 15 ns, what is the addition time?		
(d)	How Carry Look Ahead technique improves the delay?	5	

# CS/BCA/EVEN/SEM-2/BCA-201/2016-17



# MAULANA ABUL KALAM AZAD UNIVERSITY OF TECHNOLOGY, WEST BENGAL

Paper Code: BCA-201
COMPUTER ARCHITECTURE & SYSTEMS
SOFTWARE

Time Allotted: 3 Hours

Full Marks: 70

The figures in the margin indicate full marks.

Candidates are required to give their answers in their own words as far as practicable.

#### GROUP - A

# (Multiple Choice Type Questions)

1. Choose the correct alternatives for the following:

 $10 \times 1 = 10$ 

- i) The 8085 instruction to transfer a data to a register in immediate mode is
  - a) MOV

b) MVI

c) LOAD

- d) none of these.
- ii) Memory address which refers to the successive memory words and the machine is called as
  - (a) Word addressable
    - b) Bit addressable
    - c) Byte addressable
    - d) Terra byte addressable.

II-200005

- iii) What is true for a typical RISC architecture?
  - a) Micro-programmed control unit
  - b) Instruction takes multiple clock cycles
  - c) Have few registers in CPU
  - Emphasis on optimizing instruction pipelines.
- iv) The full form of PSW is
  - program status word
    - b) password status word
    - c) program status work
    - d) password status work.
- v) In a virtual system, the addresses used by the programmer belong to
  - Memory space
    - b) Physical addresses
    - c) Address space
  - প্র) Main memory address.
- vi) DMA stands for
  - a) Digital Memory Address
  - by Direct Memory Access
  - c) Digital memory Array
  - d) Dual Memory Arithmetic.

vii)	The transfer	operation	P: R	<sup>2</sup> ← .	$R_1$	will 1	be	executed
								•
	only when		,					

a) P = 1

- b) P = 0
- c) P is 0 or 1
- d) None of these.

viii) The method updating the main memory as soon as a word is removed from the cache is called

- a) write-through
- b) write-back
- c) protected write
- d) cache-write.

ix) Stack overflow causes

- a) Hardware interrupt
- b) External interrupt
- c) Internal interrupt
- d) Software interrupt.

x) Data hazards occur when

- a) Greater performance loss
- b) Pipeline changes the order of read/write access to operands
- c) Some functional unit is not fully pipelined
- d) Machine size a limited.

# GROUP - B

# (Short Answer Type Questions)

Answer any three of the following.

 $3 \times 5 = 15$ 

- What is instruction cycle? Compare and contrast hardwired vs micro-programmed control unit.
   2 + 3
- 3. What do you mean by memory read and write operation? Describe using register reference language.

3 + 2

- 4. Calculate the speed-up of a k-stage pipeline system processing n tasks.
  - 5. a) What do you mean by "Micro-operation"?
    - b) What are the different types of micro-operations?

2 + 3

6. Write an Assembly level program to add two single byte numbers.

# GROUP - C

# (Long Answer Type Questions)

Answer any three of the following.  $3 \times 15 = 45$ 

- 7. a) With the help of a neat diagram show the structure of a typical arithmetic pipeline performing  $(A^*B+C)$ .
  - b) What do you mean by Hazard? State various types of hazards in brief.

1 + 7

# CS/BCA/EVEN/SEM-2/BCA-201/2016-17

- 8. a) What are cache misses? Write down the techniques to minimize the cache misses. 2+6
  - b) A hierarchical main memory sub-system has the following specifications:

Cache access time: 50 ns

Main memory access time: 500 ns

80% of memory required for read

Hit ratio: 0.9 for read access and write through scheme is used.

- (i) Calculate the average access time of the memory system considering only memory read cycle.
- (ii) Calculate the average access time of memory system both for read and write cycle.

- 9. a) A computer has 512 kB cache memory and 2MB main memory. If the block size is 64 bytes then find subfield for
  - (i) associative memory
  - (ii) direct mapping
  - (iii) set-associative mapping.

b) How does cache memory increase the speed of processing? Explain.

- JO. a) Explain different types of \_dressing modes. 5
  - b) What are the advantages of Relative addressing mode over Direct addressing mode?

    5
  - c) Differentiate between Vectored and Non-vectored interrupts.
- 11. a) Write a program to evaluate the arithmetic statement:  $4 \times 2$

 $X = \underline{(A+B)/(C+D)}$ 

i) Using a stack organized computer with zero address operation instruction.

10

and the second state of the second second

256

## CS/BCA/EVEN/SEM-2/BCA-201/2016-17


Using an accumulator type computer with one address instruction.

iii) Using general register computer with two address instruction.

iv) Using general register computer with three address instruction.

Write the features of 8085 micro-processor.

Discuss Flag Register in 8085. 4 + 3







# MAULANA ABUL KALAM AZAD UNIVERSITY OF TECHNOLOGY, WEST BENGAL

Paper Code: BCA-201

# COMPUTER ARCHITECTURE & SYSTEM SOFTWARE

Time Allotted: 3 Hours

Full Marks: 70

 $1 \times 10 = 10$ 

The figures in the margin indicate full marks. Candidates are required to give their answers in their own words as far as practicable.

# Group - A

(Multiple Choice Type Questions)

1.	Choose the correct alternatives for the follow	ving: 1×10=1
	(i) An exception condition in a computer	system caused by an event external to the CPU is known as
	(a) Halt	(b) Process
	(e) Interrupt	(d) None of these
	(ii) Cache memory is implemented using	
	(a) Dynamic RAM	(b) EEPROM SRAO
	(c) EPROM	(d) ROM
	(iii) The major objective in choosing page	replacement policy is to
	(a) minimize hit ratio	(b) reduce page size
,	(c) maximize hit ratio	(d) None of these

(iv) Whenever CPU detects an interrupt, what it do with current state?

(a) Save it

(b) Discard it

(c) Depends system to system

(d) First finish it

(v) The purpose of cache memory in a computer is to

(a) ensure fast booting

(b) reduce load on CPU registers

(c) replace static memory

(d) speed-up memory access

Turn Over

BCAJEVE	V/SEM-2/BCA-201/2017-18	
(vi)	Where the result of an arithmetic and logical oper (a) In Accumulator (c) In ROM	ation are stored?  (b) In Cache Memory  (d) In Instruction Registry
(vii)	8085 has a total of registers.  (a) 10  (c) 12	(b) 11 (d) None of these
(viii)	The minimum time elapsed, between two read rec (a) Access time (c) Turnaround time	(b) Cycle time (d) Waiting time
(ix)	The CPU activates the output to in high-impedance state.  (a) bus request (c) cycle stealing	form the external DMA that the buses are in the  (b) bus grant  (d) None of these
(x)	Which of the following bus is bi-directional?  (a) Address bus  (c) Control bus	(b) Data bus (d) Address-Data bus
	Group – B	
	(Short Answer Type Q	uestions)
	Answer any three qu	estions. $5\times 3=15$
Explain	n the Von-Neumann architecture with diagram.	T
How th	ne bus signal MEMR, MEMW, IOR and IOW are	generated from 8085 microprocessor?
What a	re the uses of a System bus and Data bus? How o	to they differ from an Address bus?
Explain	the role of program counter, stack pointer and a	ddress register.
Differe	ntiate between direct addressing and indirect add	ressing with the help of a diagram.
	Group – C	
	(Long Answer Type C	uestions)
	Answer any three qu	estions. 15×3=45
	at are Hit ratio and Miss ratio in a memory system	
(b) What pipe	t do you mean by speed up ratio of a pipelining line.	system? Explain with an example for 'k' segment 3+5=8

(c) Write a program to add two 8 bit number in assembly language.

5

#### CS/BCA/EVEN/SEM-2/BCA-201/2017-18

 $5 \times 3 = 15$ 

- What are the differences between RISC and CISC processors? Explain the concepts of sequential processing pipelining and parallel processing with example. What are the elements of a machine instruction? What is meant by memory access time? 4+6+3+2=15 (a) What is an instruction cycle? Draw the flowchart of an instruction cycle and explain with the help of 2+5=7 (b) Change the following expression into Reverse Polish notation using stack implementation: Y = A \* [B + (C \* D)]/(E \* F) Ans. CD \* B + A \* EF \*/(c) Explain briefly the different types of Addressing mode. Draw and explain a 4 bit arithmetic circuit which can perform the following: 15 Add<del>-(a)</del> (b) Add with carry (c) Subtract with borrow A+19/+1 (d) Subtract (e) Transfer of A (Accumulator) (g) Increment (h) Decrement
- (a) DMA controller

11.

(b) Vector Processing

Write short notes of the following (any three):

- (c) RISC and CISC
- (d) Virtual memory
- (e) Common bus system

# http://www.makaut.com

# CS/BCA(N)/EVEN/SEM-2/BCAN-201(N)/2018-19



# MAULANA ABUL KALAM AZAD UNIVERSITY OF TECHNOLOGY, WEST BENGAL

Paper Code : BCAN-201(N)

# COMPUTER ARCHITECTURE

Time Allotted: 3 Hours

http://www.makaut.com

Full Marks: 70

The figures in the margin indicate full marks.

Candidates are required to give their answers in their own words as far as practicable.

#### GROUP - A

# ( Multiple Choice Type Questions )

- 1. Choose the correct alternatives for any ten- of the following:  $10 \times 1 = 10$ 
  - i) The 8085 instruction to transfer a data to a register in immediate mode is
    - a) MOV

b) MVI

c) LOAD

- d) None of these.
- ii) A multiplexer is also known as a/an
  - a) Encoder
- b) Data selector
- c) Decoder

- d) Register.
- iii) 9's complement of 546700 is
  - a) 483270

b) 453299

c) 32955

d) 669290.

II/3008(2)(N)-2047 .

Turn over

# http://www.makaut.com

# CS/BCA(N)/EVEN/SEM-2/BCAN-201(N)/2018-19

iv)	The number of multiplexer required to construct a	a
	common bus for 8 registers with 16 bits each is	

a) 8

b) 16

c) 4

- d) 2.
- v) The components that form a multiprocessor system is/are
  - a) CPU's

b) Memory Unit

c) IOps

- d) All of these.
- vi) CISC stands for
  - a) Clock Instruction Set Computer
  - b) Complex Instruction Set Computer
  - c) Control Instruction Set Computer
  - d) None of these.
- vii) PC points to the
  - a) Address of present instruction
  - b) Address of next instruction
  - c) Address of previous instruction
  - d) Topmost element of stack.

# viii) ROR is a

http://www.makaut.com

- a) Program control instruction
- b) Shift instruction
- c) Logical instruction
- d) Data transfer instruction.
- ix) DMA stands for
  - a) Digital Memory Address
  - b) Direct Memory Access
  - c) Digital Memory Array
  - d) Dual Memory Arithmetic.

II/3008(2)(N)-2047

# CS/BCA(N)/EVEN/SEM-2/BCAN-201(N)/2018-19

- x) A processor performing fetching and decoding of different instruction during the execution of another instruction is
  - a) Cache

- b) Parallel Processing -
- c) Pipelining
- d) All of these.
- xi) In case of, Zero-address instruction method the operands are stored in
  - a) Register
  - b) Stack
  - c) Both (a) and (b)
  - d) Push down and stack.
- xii) Physical memory is divided into set of finite size
  - a) Frame

b) Pages

c) Block

d) Vector.

#### **GROUP - B**

# (Short Answer Type Questions)

Answer any three of the following.  $3 \times 5 = 15$ 

- Write an assembly language program to add two numbers.
- Briefly describe an instruction execution cycle with proper timing diagram.
- 4. What are the different hazards? Explain How do we avoid them?
- 5. What is locality of reference in cache memory? What are the differences between L1 cache and L2 cache?

2 + 3

http://www.makaut.com

6. What is bootstrap loader ? Explain its functionality.

2 + 3

II/3008(2)(N)-2047.

3

Turn over

## http://www.makaut.com

## CS/BCA(N)/EVEN/SEM-2/BCAN-201(N)/2018-19

#### GROUP - C

#### (Long Answer Type Questions)

Answer any three of the following.  $3 \times 15 = 45$ 

- 7. How many addressing modes are found in 8085 microprocessor? What are they? What do you know about SIM and RIM instructions? How many types of data transfer schemes are there? Describe any one among them.
  5 + 5 + 2 + 3
- 8. What is parallel processing? What is arithmetic pipelining? What is vector processing? Explain how matrix multiplication is performed using vector processing. Discuss Booth's algorithm for multiplication using the example of multiplication of two signed numbers + 13 and 11.
  3 + 3 + 1 + 3 + 5
- 9. a) Perform  $X = (A + B / C) \times (D \times E F)$ Using the following addressing mode:
  - i) Two Address
  - ii) One Address
  - iii) Zero Address.
  - b) Explain Sub routine call with example.
  - c) Compare direct and set associative mapping technique. 6+4+5
- 10. Write short notes on any three of the following: 3 × 5
  - a) · CAM http://www.makaut.com
  - b) Virtual Memory
  - c) Register stack and memory stack
  - d) Asynchronous data transfer.
  - e) Memory Interleaving.
- 11. a) Draw the flowchart of Booth's multiplication algorithm.
  - b) Explain your algorithm for 7\*3.
  - c) Differentiate between paging and segmentation.

5 + 5 + 5

http://www.makaut.com