

**LIST OF EXPERIMENTS**

Cycle I:

Part-1

To Verify the Functionality of the following 74 Series ICs:

1. 3- 8 Decoder – 74LS138.
2. 8X1 Multiplexer– 74151 and 2X4 De-multiplexer- 74155.
3. 2-bit COMPARATOR -74LS85.
4. D-Flip- Flop – (74LS74) and JK Flip- Flop (74LS73).

Part-2

Design and simulate the following Circuits using HDL:

1. Logic Gates.
2. Adders and Subtractors
3. Code converters
4. Multiplexer and De-multiplexer.
5. Encoder and Decoder.
6. Parity generator and checker
7. Flip Flops using Truth table and FSM
8. Shift Registers
9. Asynchronous counters
10. Synchronous counters

Cycle II:

1. Development of one application which shall cover maximum no. of Experiments in Cycle I.

**EXPERIMENT-1**

**REALIZATION OF LOGIC GATES (NOT, AND, OR, NAND, NOR, XOR, XNOR)**


1. **AIM:** To Design, simulate and implement all Logic Gates in 3 different modeling styles(Data Flow, Behavioral Flow, Structural Flow Modeling)
2. **SOFTWARE USED:** Xilinx Vivado 2022.2
3. **PROCEDURE:**
  - Open the Xilinx Vivado project navigator.
  - Open the Design source and go to add / create sources
  - Create new file, give appropriate name save it.
  - Open the file in the editor and write the Verilog code.
  - Open the Design source and go to add / create sources to create the test bench
  - Open the editor and write the Verilog code for test bench.
  - After completion of Verilog code set your test bench as top module in simulation settings and Run Simulation.
  - To view RTL schematic, select RTL Analysis in which select open elaborate design, select Schematic.

## LOGIC GATES (Data Flow Modeling)

**1.1 AIM:** To implement AND Gate

**1.2 SOFTWARE USED:** Xilinx Vivado 2022.2

**1.3 SYMBOL:**



**1.4 LOGIC EXPRESSION:**

$$Y = (A \& B)$$

**1.5 BOOLEAN EXPRESSION:**

$$Y = (A.B)$$

**1.6 TRUTH TABLE:**

INPUT		OUTPUT
A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

**1.7 VERILOG CODE (andgate\_df.v):**

```

module andgate_df(y,a,b);
    output y;
    input a,b;


    assign y=a&b;

endmodule
    
```

### 1.8 TEST BENCH CODE (andgate\_df\_tb.v):

```
module andgate_tb();  
    reg a,b;  
    wire y;  
    andgate_df x1(y,a,b);  
    initial  
    begin  
        a=1'b0; b=1'b0;  
        #10 a=1'b0; b=1'b1;  
        #20 a=1'b1; b=1'b0;  
        #40 a=1'b1; b=1'b1;  
        #60 $finish;  
    end  
endmodule
```

### 1.9 WAVEFORM:



### 1.10 OBSERVATION:

Output is high for both high inputs and low for all other cases.


### 1.11 RESULT:

The Logical AND Gate is simulated and implemented in Data Flow Modeling.

**2.1 AIM:** To implement OR Gate

**2.2 SOFTWARE USED:** Xilinx Vivado 2022.2

**2.3 SYMBOL:**



**2.4 LOGIC EXPRESSION:**

$$Y = (A|B)$$

**2.5 BOOLEAN EXPRESSION:**

$$Y = (A+B)$$

**2.6 TRUTH TABLE:**

INPUT		OUTPUT
A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

**2.7 VERILOG CODE (orgate\_df.v):**

```

module orgate_df(y,a,b);
    output y;
    input a,b;

    assign y=a|b;


```

endmodule

## 2.8 TEST BENCH CODE (orgate\_df\_tb.v):

```
module orgate_tb();
    reg a,b;
    wire y;
    orgate_df x1(y,a,b);
    initial
    begin
        a=1'b0; b=1'b0;
        #10 a=1'b0; b=1'b1;
        #20 a=1'b1; b=1'b0;
        #40 a=1'b1; b=1'b1;
        #60 $finish;
    end
endmodule
```

## 2.9 WAVEFORM:



## 2.10 OBSERVATION:

Output is low for both low inputs and high for all other cases.


## 2.11 RESULT:

The Logical OR Gate is simulated and implemented in Data Flow Modeling.

**3.1 AIM:** To implement NAND Gate

**3.2 SOFTWARE USED:** Xilinx Vivado 2022.2

**3.3 SYMBOL:**



**3.4 LOGICAL EXPRESSION:**

$$Y = \sim(A \& B)$$

**3.5 BOOLEAN EXPRESSION:**

$$Y = \overline{(A \cdot B)}$$

**3.6 TRUTH TABLE:**

INPUT		OUTPUT
A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

**3.7 VERILOG CODE (nandgate\_df.v):**

```

module nandgate_df(y,a,b);
    output y;
    input a,b;


    assign y=~(a&b);

endmodule
    
```

### 3.8 TEST BENCH CODE (nandgate\_df\_tb.v):

```
module nandgate_tb();
    reg a,b;
    wire y;
    nandgate_df x1(y,a,b);
    initial
    begin
        a=1'b0; b=1'b0;
        #10 a=1'b0; b=1'b1;
        #20 a=1'b1; b=1'b0;
        #40 a=1'b1; b=1'b1;
        #60 $finish;
    end
endmodule
```

### 3.9 WAVEFORM:



### 3.10 OBSERVATION:

Output is low for both high inputs and high for all other cases.

### 3.11 RESULT:


The Logical NAND Gate is simulated and implemented in Data Flow Modeling.



**4.1 AIM:** To implement NOR Gate

**4.2 SOFTWARE USED:** Xilinx Vivado 2022.2

**4.3 SYMBOL:**



**4.4 LOGICAL EXPRESSION:**

$$Y = \sim(A|B)$$

**4.5 BOOLEAN EXPRESSION:**

$$Y = \overline{(A+B)}$$

**4.6 TRUTH TABLE:**

INPUT		OUTPUT
A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

**4.7 VERILOG CODE (norgate\_df.v):**

```

module norgate_df(y,a,b);
    output y;
    input a,b;


    assign y=~(a|b);

endmodule
    
```

### 4.8 TEST BENCH CODE (norgate\_df\_tb.v):

```
module norgate_tb();  
    reg a,b;  
    wire y;  
    norgate_df x1(y,a,b);  
    initial  
    begin  
        a=1'b0; b=1'b0;  
        #10 a=1'b0; b=1'b1;  
        #20 a=1'b1; b=1'b0;  
        #40 a=1'b1; b=1'b1;  
        #60 $finish;  
    end  
endmodule
```

### 4.9 WAVEFORM:



### 4.10 OBSERVATION:

Output is high for both low inputs and low for all other cases.


### 4.11 RESULT:

The Logical NOR Gate is simulated and implemented in Data Flow Modeling.

**5.1 AIM:** To implement NOT Gate

**5.2 SOFTWARE USED:** Xilinx Vivado 2022.2

**5.3 SYMBOL:**



**5.4 LOGICAL EXPRESSION:**

$$Y = \sim(A)$$

**5.5 BOOLEAN EXPRESSION:**

$$Y = \overline{A}$$

**5.6 TRUTH TABLE:**

INPUT	OUTPUT
A	Y
0	1
1	0

**5.7 VERILOG CODE (notgate\_df.v):**

```

module notgate_df(y,a);
    output y;
    input a;


    assign y=~(a);

endmodule
    
```

### 5.8 TEST BENCH CODE (notgate\_df\_tb.v):

```
module notgate_tb();  
    reg a;  
    wire y;  
    notgate_df x1(y,a);  
    initial  
    begin  
        a=1'b0; b=1'b0;  
        #10 a=1'b0; b=1'b1;  
        #10 $finish;  
    end  
endmodule
```

### 5.9 WAVEFORM:



### 5.10 OBSERVATION:

Output is high for low input and low for high input.


### 5.11 RESULT:

The Logical NOT Gate is simulated and implemented in Data Flow Modeling.

**6.1 AIM:** To implement XOR Gate

**6.2 SOFTWARE USED:** Xilinx Vivado 2022.2

**6.3 SYMBOL:**



**6.4 LOGICAL EXPRESSION:**

$$Y = A \oplus B$$

**6.5 BOOLEAN EXPRESSION:**

$$Y = (\overline{A}B + A\overline{B})$$

**6.6 TRUTH TABLE:**

INPUT		OUTPUT
A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

**6.7 VERILOG CODE (xorgate\_df.v):**

```

module xorgate_df(y,a,b);
    output y;
    input a,b;


    assign y=(a^b);

endmodule
    
```

### 6.8 TEST BENCH CODE (xorgate\_df\_tb.v):

```
module xorgate_tb();  
    reg a,b;  
    wire y;  
    xorgate_df x1(y,a,b);  
    initial  
    begin  
        a=1'b0; b=1'b0;  
        #10 a=1'b0; b=1'b1;  
        #20 a=1'b1; b=1'b0;  
        #40 a=1'b1; b=1'b1;  
        #60 $finish;  
    end  
endmodule
```

### 6.9 WAVEFORM:



### 6.10 OBSERVATION:

Output is low for both same inputs and high for all other cases.


### 6.11 RESULT:

The Logical XOR Gate is simulated and implemented in Data Flow Modeling.

**7.1 AIM:** To implement XNOR Gate

**7.2 SOFTWARE USED:** Xilinx Vivado 2022.2

**7.3 SYMBOL:**



**7.4 LOGICAL EXPRESSION:**

$$Y = \sim(A \wedge B)$$

**7.5 BOOLEAN EXPRESSION:**

$$Y = (A.B + \overline{A.B})$$

**7.6 TRUTH TABLE:**

INPUT		OUTPUT
A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

**7.7 VERILOG CODE (xnorgate\_df.v):**

```

module xnorgate_df(y,a,b);
    output y;
    input a,b;

    assign y=~(a^b);


endmodule
    
```

### 7.8 TEST BENCH CODE (xnorgate\_df\_tb.v):

```

module xnorgate_tb();
    reg a,b;
    wire y;
    xnorgate_df x1(y,a,b);
    initial
    begin
        a=1'b0; b=1'b0;
        #10 a=1'b0; b=1'b1;
        #20 a=1'b1; b=1'b0;
        #40 a=1'b1; b=1'b1;
        #60 $finish;
    end
endmodule
    
```

### 7.9 WAVEFORM:



### 7.10 OBSERVATION:

Output is high for both same inputs and low for all other cases.

### 7.11 RESULT:

The Logical XNOR Gate is simulated and implemented in Data Flow Modeling.




## LOGIC GATES (Behavioral Flow Modeling)

**1.12 AIM:** To implement AND Gate

**1.13 SOFTWARE USED:** Xilinx Vivado 2022.2

**1.14 SYMBOL:**



**1.15 LOGICAL EXPRESSION:**

$$Y = (A \& B)$$

**1.16 BOOLEAN EXPRESSION:**

$$Y = (A.B)$$

**1.17 TRUTH TABLE:**

INPUT		OUTPUT
A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

**1.18 VERILOG CODE (andgate\_bf.v):**

```

module andgate_bf(y,a,b);
    output y;
    input a,b;
    reg y;
    always@(a,b)
    begin
        if(a==1'b1 & b==1'b1)

```

```

y=1;
else
y=0;
end
endmodule

```


### 1.19 TEST BENCH CODE (andgate\_bf\_tb.v):

```

module andgate_bf_tb();
reg a,b;
wire y;
andgate_bf x1(y,a,b);
initial
begin
    a=1'b0; b=1'b0;
    #10 a=1'b0; b=1'b1;
    #20 a=1'b1; b=1'b0;
    #40 a=1'b1; b=1'b1;
    #60 $finish;
end
endmodule

```

### 1.20 WAVEFORM:



### 1.21 OBSERVATION:

Output is high for both high inputs and low for all other cases.


### 1.22 RESULT:

The Logical AND Gate is simulated and implemented in Behavioral Flow Modeling.

**2.1 AIM:** To implement OR Gate

**2.2 SOFTWARE USED:** Xilinx Vivado 2022.2

**2.3 SYMBOL:**



**2.4 LOGICAL EXPRESSION:**

$$Y = A|B$$

**2.5 BOOLEAN EXPRESSION:**

$$Y = (A+B)$$

**2.6 TRUTH TABLE:**

INPUT		OUTPUT
A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

**2.7 VERILOG CODE (orgate\_bf.v):**


```

module orgate_bf(y,a,b);
    output y;
    input a,b;
    reg y;
    always@(a,b)
    begin
        if(a==1'b0 & b==1'b0)
            y=0;
        else
            y=1;
        end
    endmodule
    
```

### 2.8 TEST BENCH CODE (orgate\_bf\_tb.v):

```
module orgate_bf_tb();  
    reg a,b;  
    wire y;  
    orgate_bf x1(y,a,b);  
    initial  
    begin  
        a=1'b0; b=1'b0;  
        #10 a=1'b0; b=1'b1;  
        #20 a=1'b1; b=1'b0;  
        #40 a=1'b1; b=1'b1;  
        #60 $finish;  
    end  
endmodule
```

### 2.9 WAVEFORM:



### 2.10 OBSERVATION:

Output is low for both low inputs and high for all other cases.


### 2.11 RESULT:

The Logical OR Gate is simulated and implemented in Behavioral Flow Modeling.

**3.1 AIM:** To implement NAND Gate

**3.2 SOFTWARE USED:** Xilinx Vivado 2022.2

**3.3 SYMBOL:**



**3.4 LOGICAL EXPRESSION:**

$$Y = \sim(A \& B)$$

**3.5 BOOLEAN EXPRESSION:**

$$Y = \overline{(A \cdot B)}$$

**3.6 TRUTH TABLE:**

INPUT		OUTPUT
A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

**3.7 VERILOG CODE (nandgate\_bf.v):**

```


module nandgate_bf(y,a,b);
    output y;
    input a,b;
    reg y;
    always@(a,b)
    begin
        if(a==1'b1 & b==1'b1)
    
```

```
y=0;  
else  
y=1;  
end  
endmodule
```

### 3.8 TEST BENCH CODE (nandgate\_bf\_tb.v):

```
module nandgate_bf_tb();  
    reg a,b;  
    wire y;  
    nandgate_bf x1(y,a,b);  
    initial  
    begin  
        a=1'b0; b=1'b0;  
        #10 a=1'b0; b=1'b1;  
        #20 a=1'b1; b=1'b0;  
        #40 a=1'b1; b=1'b1;  
        #60 $finish;  
    end  
endmodule
```

### 3.9 WAVEFORM:



### 3.10 OBSERVATION:

Output is low for both high inputs and high for all other cases.


### 3.11 RESULT:

The Logical NAND Gate is simulated and implemented in Behavioral Flow Modeling.

**4.1 AIM:** To implement NOR Gate

**4.2 SOFTWARE USED:** Xilinx Vivado 2022.2

**4.3 SYMBOL:**



**4.4 LOGICAL EXPRESSION:**

$$Y = \sim(A|B)$$

**4.5 BOOLEAN EXPRESSION:**

$$Y = \overline{(A+B)}$$

**4.6 TRUTH TABLE:**

INPUT		OUTPUT
A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

**4.7 VERILOG CODE (norgate\_bf.v):**

```

module norgate_bf(y,a,b);
    output y;
    input a,b;
    reg y;
    always@(a,b)
    begin
        if(a==1'b0 & b==1'b0)
            y=1;
        else
            y=0;
        end
    end


```

```
endmodule
```

#### 4.8 TEST BENCH CODE (norgate\_bf\_tb.v):

```
module norgate_bf_tb();
    reg a,b;
    wire y;
    norgate_bf x1(y,a,b);
    initial
    begin
        a=1'b0; b=1'b0;
        #10 a=1'b0; b=1'b1;
        #20 a=1'b1; b=1'b0;
        #40 a=1'b1; b=1'b1;
        #60 $finish;
    end
endmodule
```

#### 4.9 WAVEFORM:



#### 4.10 OBSERVATION:

Output is high for both low inputs and low for all other cases.

#### 4.11 RESULT:


The Logical NOR Gate is simulated and implemented in Behavioral Flow Modeling.



**5.1 AIM:** To implement NOT Gate

**5.2 SOFTWARE USED:** Xilinx Vivado 2022.2

**5.3 SYMBOL:**



**5.4 LOGIC EXPRESSION:**

$$Y = \sim(A)$$

**5.5 BOOLEAN EXPRESSION:**

$$Y = \overline{A}$$

**5.6 TRUTH TABLE:**

INPUT	OUTPUT
A	Y
0	1
1	0

**5.7 VERILOG CODE (notgate\_bf.v):**

```

module notgate_bf(y,a);
    output y;
    input a;
    reg y;
    always@(a)


```

```
begin
if(a==1'b1)
y=0;
else
y=1;
end
endmodule
```

### 5.8 TEST BENCH CODE (notgate\_bf\_tb.v):

```
module notgate_bf_tb();
reg a;
wire y;
notgate_bf x1(y,a);
initial
begin
a=1'b0; b=1'b0;
#10 a=1'b0; b=1'b1;
#10 $finish;
end
endmodule
```

### 5.9 WAVEFORM:



### 5.10 OBSERVATION:

Output is high for low input and low for high input.


### 5.11 RESULT:

The Logical NOT Gate is simulated and implemented in Behavioral Flow Modeling.

**6.1 AIM:** To implement XOR Gate

**6.2 SOFTWARE USED:** Xilinx Vivado 2022.2

**6.3 SYMBOL:**



**6.4 LOGIC EXPRESSION:**

$$Y = A \oplus B$$

**6.5 BOOLEAN EXPRESSION:**

$$Y = (\overline{A}B + A\overline{B})$$

**6.6 TRUTH TABLE:**

INPUT		OUTPUT
A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

**6.7 VERILOG CODE (xorgate\_bf.v):**


```

module xorgate_bf(y,a,b);
output y;
input a,b;
reg y;
always@(a,b)
begin
if((a==1'b1 & b==1'b1)|(a==1'b0 & b==1'b0))
y=0;
else
y=1;
end
endmodule
    
```

### 6.8 TEST BENCH CODE (xorgate\_bf\_tb.v):

```
module xorgate_bf_tb();  
    reg a,b;  
    wire y;  
    xorgate_bf x1(y,a,b);  
    initial  
    begin  
        a=1'b0; b=1'b0;  
        #10 a=1'b0; b=1'b1;  
        #20 a=1'b1; b=1'b0;  
        #40 a=1'b1; b=1'b1;  
        #60 $finish;  
    end  
endmodule
```

### 6.9 WAVEFORM:



### 6.10 OBSERVATION:

Output is low for both same inputs and high for all other cases.


### 6.11 RESULT:

The Logical XOR Gate is simulated and implemented in Behavioral Flow Modeling.

**7.1 AIM:** To implement XNOR Gate

**7.2 SOFTWARE USED:** Xilinx Vivado 2022.2

**7.3 SYMBOL:**



**7.4 LOGIC EXPRESSION:**

$$Y = \sim(A \wedge B)$$

**7.5 BOOLEAN EXPRESSION:**

$$Y = (A.B + \overline{A.B})$$

**7.6 TRUTH TABLE:**

INPUT		OUTPUT
A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

**7.7 VERILOG CODE (xnorgate\_bf.v):**

```


module xnorgate_bf(y,a,b);
    output y;
    input a,b;
    reg y;
    always@(a,b)
    begin
        if((a==1'b1 & b==1'b1)|(a==1'b0 & b==1'b0))
            y=1;
        else
            y=0;
        end
    endmodule
    
```

### 7.8 TEST BENCH CODE (xnorgate\_bf\_tb.v):

```

module xnorgate_bf_tb();
    reg a,b;
    wire y;
    xnorgate_bf x1(y,a,b);
    initial
    begin
        a=1'b0; b=1'b0;
        #10 a=1'b0; b=1'b1;
        #20 a=1'b1; b=1'b0;
        #40 a=1'b1; b=1'b1;
        #60 $finish;
    end
endmodule
    
```

### 7.9 WAVEFORM:



### 7.10 OBSERVATION:

Output is high for both same inputs and low for all other cases.

### 7.11 RESULT:


The Logical XNOR Gate is simulated and implemented in Behavioral Flow Modeling.

## LOGIC GATES (Structural Flow Modeling)

**1.1 AIM:** To implement AND Gate

**1.2 SOFTWARE USED:** Xilinx Vivado 2022.2

**1.3 SYMBOL:**



**1.4 LOGIC EXPRESSION:**

$$Y = (A \& B)$$

**1.5 BOOLEAN EXPRESSION:**

$$Y = (A.B)$$

**1.6 TRUTH TABLE:**

INPUT		OUTPUT
A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

**1.7 VERILOG CODE (andgate\_sf.v):**

```


module andgate_sf(y,a,b);
    output y;
    input a,b;
    wire y;
    and (y,a,b);
endmodule

```

### 1.8 TEST BENCH CODE (andgate\_sf\_tb.v):

```
module andgate_sf_tb();  
    reg a,b;  
    wire y;  
    andgate_sf x1(y,a,b);  
    initial  
    begin  
        a=1'b0; b=1'b0;  
        #10 a=1'b0; b=1'b1;  
        #20 a=1'b1; b=1'b0;  
        #40 a=1'b1; b=1'b1;  
        #60 $finish;  
    end  
endmodule
```

### 1.9 WAVEFORM:



### 1.10 OBSERVATION:

Output is high for both high inputs and low for all other cases.

### 1.11 RESULT:


The Logical AND Gate is simulated and implemented in Structural Flow Modeling.



**2.1 AIM:** To implement OR Gate

**2.2 SOFTWARE USED:** Xilinx Vivado 2022.2

**2.3 SYMBOL:**



**2.4 LOGIC EXPRESSION:**

$$Y = (A|B)$$

**2.5 BOOLEAN EXPRESSION:**

$$Y = (A+B)$$

**2.6 TRUTH TABLE:**

INPUT		OUTPUT
A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

**2.7 VERILOG CODE (orgate\_sf.v):**


```
module orgate_sf(y,a,b);
    output y;
    input a,b;
    wire y;
    or (y,a,b);
endmodule
```

**2.8 TEST BENCH CODE (orgate\_sf\_tb.v):**

```
module orgate_sf_tb();
    reg a,b;
    wire y;
```

```
orgate_sf x1(y,a,b);  
initial  
begin  
    a=1'b0; b=1'b0;  
    #10 a=1'b0; b=1'b1;  
    #20 a=1'b1; b=1'b0;  
    #40 a=1'b1; b=1'b1;  
    #60 $finish;  
end  
endmodule
```

### 2.9 WAVEFORM:



### 2.10 OBSERVATION:

Output is low for both low inputs and high for all other cases.


### 2.11 RESULT:

The Logical OR Gate is simulated and implemented in Structural Flow Modeling.

**3.1 AIM:** To implement NAND Gate

**3.2 SOFTWARE USED:** Xilinx Vivado 2022.2

**3.3 SYMBOL:**



**3.4 LOGIC EXPRESSION:**

$$Y = \sim(A \& B)$$

**3.5 BOOLEAN EXPRESSION:**

$$Y = \overline{(A \cdot B)}$$

**3.6 TRUTH TABLE:**

INPUT		OUTPUT
A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

**3.7 VERILOG CODE (nandgate\_sf.v):**


```
module nandgate_sf(y,a,b);
    output y;
    input a,b;
    wire y;
    nand (y,a,b);
endmodule
```

**3.8 TEST BENCH CODE (nandgate\_sf\_tb.v):**

```
module nandgate_sf_tb();
    reg a,b;
    wire y;
    nandgate_sf x1(y,a,b);
    initial
    begin
```

```
a=1'b0; b=1'b0;  
#10 a=1'b0; b=1'b1;  
#20 a=1'b1; b=1'b0;  
#40 a=1'b1; b=1'b1;  
#60 $finish;  
end  
endmodule
```

### 3.9 WAVEFORM:



### 3.10 OBSERVATION:

Output is low for both high inputs and high for all other cases.


### 3.11 RESULT:

The Logical NAND Gate is simulated and implemented in Structural Flow Modeling.

**4.1 AIM:** To implement NOR Gate

**4.2 SOFTWARE USED:** Xilinx Vivado 2022.2

**4.3 SYMBOL:**



**4.4 LOGIC EXPRESSION:**

$$Y = \sim(A|B)$$

**4.5 BOOLEAN EXPRESSION:**

$$Y = \overline{(A+B)}$$

**4.6 TRUTH TABLE:**

INPUT		OUTPUT
A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

**4.7 VERILOG CODE (norgate\_sf.v):**


```
module norgate_sf(y,a,b);
    output y;
    input a,b;
    wire y;
    nor (y,a,b);
endmodule
```

**4.8 TEST BENCH CODE (norgate\_sf\_tb.v):**

```
module norgate_sf_tb();
    reg a,b;
    wire y;
    norgate_sf x1(y,a,b);
    initial
```

```
begin
    a=1'b0; b=1'b0;
#10 a=1'b0; b=1'b1;
#20 a=1'b1; b=1'b0;
#40 a=1'b1; b=1'b1;
#60 $finish;
end
endmodule
```

### 4.9 WAVEFORM:



### 4.10 OBSERVATION:

Output is high for both low inputs and low for all other cases.


### 4.11 RESULT:

The Logical NOR Gate is simulated and implemented in Structural Flow Modeling.

**5.1 AIM:** To implement NOT Gate

**5.2 SOFTWARE USED:** Xilinx Vivado 2022.2

**5.3 SYMBOL:**



**5.4 LOGIC EXPRESSION:**

$$Y = \sim(A)$$

**5.5 BOOLEAN EXPRESSION:**

$$Y = \overline{A}$$

**5.6 TRUTH TABLE:**

INPUT	OUTPUT
A	Y
0	1
1	0

**5.7 VERILOG CODE (notgate\_sf.v):**


```
module notgate_sf(y,a);
    output y;
    input a;
    wire y;
    not (y,a);
endmodule
```

**5.8 TEST BENCH CODE (notgate\_sf\_tb.v):**

```
module notgate_sf_tb();
    reg a;
    wire y;
    notgate_sf x1(y,a);
    initial
    begin
```

```
a=1'b0; b=1'b0;  
#10 a=1'b0; b=1'b1;  
#10 $finish;  
end  
endmodule
```

### 5.9 WAVEFORM:



### 5.10 OBSERVATION:

Output is high for low input and low for high input.

### 5.11 RESULT:


The Logical NOT Gate is simulated and implemented in Structural Flow Modeling.



**6.1 AIM:** To implement XOR Gate

**6.2 SOFTWARE USED:** Xilinx Vivado 2022.2

**6.3 SYMBOL:**



**6.4 LOGIC EXPRESSION:**

$$Y = (A \oplus B)$$

**6.5 BOOLEAN EXPRESSION:**

$$Y = (\bar{A}B + A\bar{B})$$

**6.6 TRUTH TABLE:**

INPUT		OUTPUT
A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

**6.7 VERILOG CODE (xorgate\_sf.v):**


```
module xorgate_sf(y,a,b);
    output y;
    input a,b;
    wire y;
    xor (y,a,b);
endmodule
```

**6.8 TEST BENCH CODE (xorgate\_sf\_tb.v):**

```
module xorgate_sf_tb();
    reg a,b;
    wire y;
```

```
xorgate_sf x1(y,a,b);  
initial  
begin  
    a=1'b0; b=1'b0;  
    #10 a=1'b0; b=1'b1;  
    #20 a=1'b1; b=1'b0;  
    #40 a=1'b1; b=1'b1;  
    #60 $finish;  
end  
endmodule
```

### 6.9 WAVEFORM:



### 6.10 OBSERVATION:

Output is low for both same inputs and high for all other cases.


### 6.11 RESULT:

The Logical XOR Gate is simulated and implemented in Structural Flow Modeling.

**7.1 AIM:** To implement XNOR Gate

**7.2 SOFTWARE USED:** Xilinx Vivado 2022.2

**7.3 SYMBOL:**



**7.4 LOGIC EXPRESSION:**

$$Y = \sim(A \wedge B)$$

**7.5 BOOLEAN EXPRESSION:**

$$Y = (A.B + \overline{A}.\overline{B})$$

**7.6 TRUTH TABLE:**

INPUT		OUTPUT
A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

**7.7 VERILOG CODE (xnorgate\_sf.v):**

```

module xnorgate_sf(y,a,b);
    output y;
    input a,b;
    wire y;
    xnor (y,a,b);
endmodule
    
```


**7.8 TEST BENCH CODE (xnorgate\_sf\_tb.v):**

```

module xnorgate_sf_tb();
    reg a,b;
    wire y;
    xnorgate_sf x1(y,a,b);
    initial
    
```

```
begin
    a=1'b0; b=1'b0;
#10 a=1'b0; b=1'b1;
#20 a=1'b1; b=1'b0;
#40 a=1'b1; b=1'b1;
#60 $finish;
end
endmodule
```

### 7.9 WAVEFORM:



### 7.10 OBSERVATION:

Output is high for both same inputs and low for all other cases.


### 7.11 RESULT:

The Logical XNOR Gate is simulated and implemented in Structural Flow Modeling.

**EXPERIMENT-2**

**REALIZATION OF ADDERS AND SUBTRACTORS (HALF, FULL)**

1. **AIM:** To Design, simulate and implement Adders and Subtractors in 3 different modeling styles(Data Flow, Behavioral Flow, Structural Flow Modeling)
2. **SOFTWARE USED:** Xilinx Vivado 2022.2
3. **PROCEDURE:**
  - Open the Xilinx Vivado project navigator.
  - Open the Design source and go to add / create sources
  - Create new file, give appropriate name save it.
  - Open the file in the editor and write the Verilog code.
  - Open the Design source and go to add / create sources to create the test bench
  - Open the editor and write the Verilog code for test bench.
  - After completion of Verilog code set your test bench as top module in simulation settings and Run Simulation.
  - To view RTL schematic, select RTL Analysis in which select open elaborate design, select Schematic.

**ADDERS (Data Flow Modeling)****1.1 AIM:** To implement Half Adder**1.2 SOFTWARE USED:** Xilinx Vivado 2022.2**1.3 SYMBOL:****1.4 LOGIC EXPRESSION:**

$$S = A \oplus B$$

$$C = A \& B$$

**1.5 BOOLEAN EXPRESSION:**

$$S = \bar{A}B + A\bar{B}$$

$$C = A.B$$

**1.6 TRUTH TABLE:**

INPUT		OUTPUT	
A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

**1.7 VERILOG CODE (halfadder\_df.v):**

```


module halfadder_df(s,c,a,b);
output s,c;
input a,b;
assign s = a^b;
assign c = a&b;
endmodule

```

### 1.8 TEST BENCH (halfadder\_df\_tb.v):

```
module halfadder_df_tb();  
    reg a,b;  
    wire s,c;  
    halfadder_df x1(s,c,a,b);  
    initial  
    begin  
        {a,b}=2'b00;  
        #10 {a,b}=2'b01;  
        #20 {a,b}=2'b10;  
        #40 {a,b}=2'b11;  
        #60 $finish;  
    end  
endmodule
```

### 1.9 WAVEFORM:



### 1.10 OBSERVATION:

In half adder, the sum of the two inputs is represented using logical XOR Gate and carry is represented using logical AND Gate.


### 1.11 RESULT:

Half Adder is simulated and implemented in Data Flow Modeling.

**2.1 AIM:** To implement Full Adder

**2.2 SOFTWARE USED:** Xilinx Vivado 2022.2

**2.3 SYMBOL:**



**2.4 LOGIC EXPRESSION:**

$$S = A \oplus B \oplus \text{Cin}$$

$$C = (A \& B) + (\text{Cin} \& (A \oplus B))$$

**2.5 BOOLEAN EXPRESSION:**

$$S = \overline{A}(\overline{B}\text{Cin} + B\overline{\text{Cin}}) + A(\overline{B}\overline{\text{Cin}} + B\text{Cin})$$

$$C = AB + \text{Cin}(\overline{A}B + A\overline{B})$$

**2.1 TRUTH TABLE:**

INPUT			OUTPUT	
A	B	Cin	S	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

**2.2 VERILOG CODE (fulladder\_df.v):**

```

module fulladder_df(s,cout,a,b,cin);
output s,cout;
input a,b,cin;
assign s = a^b^cin;
assign cout = (a&b)+(cin&(a^b));
endmodule
    
```




### 2.3 TEST BENCH (fulladder\_df\_tb.v):

```

module fulladder_df_tb();
reg a,b,cin;
wire s,cout;
fulladder_df x1(s,cout,a,b,cin);
initial
begin
    {a,b,cin}=3'b000;
    #10 {a,b,cin}=3'b001;
    #10 {a,b,cin}=3'b010;
    #10 {a,b,cin}=3'b011;
    #10 {a,b,cin}=3'b100;
    #10 {a,b,cin}=3'b101;
    #10 {a,b,cin}=3'b110;
    #10 {a,b,cin}=3'b111;
end
endmodule
    
```

### 2.4 WAVEFORM:




### 2.5 OBSERVATION:

In full adder, the sum of the two inputs is represented using  $S = A \oplus B \oplus Cin$  and carry is represented using  $C = (A \& B) + (Cin \& (A \oplus B))$

### 2.6 RESULT:

Full Adder is simulated and implemented in Data Flow Modeling.

**ADDERS (Behavioral Flow Modeling)****1.1 AIM:** To implement Half Adder**1.2 SOFTWARE USED:** Xilinx Vivado 2022.2**1.3 SYMBOL:****1.4 LOGIC EXPRESSION:**

$$S = A \oplus B$$

$$C = A \& B$$

**1.5 BOOLEAN EXPRESSION:**

$$S = \bar{A}B + A\bar{B}$$

$$C = A.B$$

**1.6 TRUTH TABLE:**

INPUT		OUTPUT	
A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

**1.7 VERILOG CODE (halfadder\_bf.v):**

```
module halfadder_bf(s,c,a,b);
```

```
output s,c;
```

```
input a,b;
```

```
reg s,c;
```

```
always @(a,b)
```

```
begin
```

```
if(a==1'b0 & b==1'b0)
```

```
begin
```

```
s=0;
```

```
c=0;
```

```
end
```

```
else if(a==1'b0 & b==1'b1)
```


```
begin
s=1;
c=0;
end

else if(a==1'b1 & b==1'b0)
begin
s=1;
c=0;
end
else if(a==1'b1 & b==1'b1)
begin
s=0;
c=1;
end
end
endmodule
```

### 1.8 TEST BENCH (halfadder\_bf\_tb.v):

```
module halfadder_bf_tb();
reg a,b;
wire s,c;
halfadder_bf x1(s,c,a,b);
initial
begin
{a,b}=2'b00;
#10 {a,b}=2'b01;
#20 {a,b}=2'b10;
#40 {a,b}=2'b11;
#60 $finish;
end
endmodule
```

### 1.9 WAVEFORM:



### 1.10 OBSERVATION:

In half adder, the sum of the two inputs is represented using logical XOR Gate and carry is represented using logical AND Gate.


### 1.11 RESULT:

Half Adder is simulated and implemented in Behavioral Flow Modeling.

**2.1 AIM:** To implement Full Adder

**2.2 SOFTWARE USED:** Xilinx Vivado 2022.2

**2.3 SYMBOL:**



**2.4 LOGIC EXPRESSION:**

$$S = A \oplus B \oplus \text{Cin}$$

$$C = (A \& B) + (\text{Cin} \& (A \oplus B))$$

**2.5 BOOLEAN EXPRESSION:**

$$S = \overline{A}(B\text{Cin} + \overline{B}\overline{\text{Cin}}) + A(\overline{B}\text{Cin} + B\overline{\text{Cin}})$$

$$C = AB + \text{Cin}(\overline{A}B + A\overline{B})$$

**2.6 TRUTH TABLE:**

INPUT			OUTPUT	
A	B	Cin	S	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

**2.7 VERILOG CODE (fulladder\_bf.v):**

```


module fulladder_bf(s,cout,a,b,cin);
    output s,cout;
    input a,b,cin;
    reg s,cout;
    always@(a,b,cin)
    begin
        if(a==1'b0 & b==1'b0 & cin==1'b0)
            begin
                s=0;
                cout = 0;
            end
    end

```

```
    else if(a==1'b0 & b==1'b0 & cin==1'b1)
        begin
            s=1;
            cout = 0;
        end
    else if(a==1'b0 & b==1'b1 & cin==1'b0)
        begin
            s=1;
            cout = 0;
        end
    else if(a==1'b0 & b==1'b1 & cin==1'b1)
        begin
            s=0;
            cout = 1;
        end
    else if(a==1'b1 & b==1'b0 & cin==1'b0)
        begin
            s=1;
            cout = 0;
        end
    else if(a==1'b1 & b==1'b0 & cin==1'b1)
        begin
            s=0;
            cout = 1;
        end
    else if(a==1'b1 & b==1'b1 & cin==1'b0)
        begin
            s=0;
            cout = 1;
        end
    else if(a==1'b1 & b==1'b1 & cin==1'b1)
        begin
            s=1;
            cout = 1;
        end
    else
        begin
            s=0;
            cout = 0;
        end
end
endmodule
```

**2.8 TEST BENCH (fulladder\_df\_tb.v):**


```
module fulladder_df_tb();
reg a,b,cin;
wire s,cout;
fulladder_df x1(s,cout,a,b,cin);
initial
begin
{a,b,cin}=3'b000;
#10 {a,b,cin}=3'b001;
#10 {a,b,cin}=3'b010;
#10 {a,b,cin}=3'b011;
#10 {a,b,cin}=3'b100;
#10 {a,b,cin}=3'b101;
#10 {a,b,cin}=3'b110;
#10 {a,b,cin}=3'b111;
end
endmodule
```

**2.9 WAVEFORM:****2.10 OBSERVATION:**

In full adder, the sum of the two inputs is represented using  $S = A \oplus B \oplus Cin$  and carry is represented using  $C = (A \& B) + (Cin \& (A \oplus B))$

**2.11 RESULT:**

Full Adder is simulated and implemented in Behavioral Flow Modeling.

**ADDERS (Structural Flow Modeling)****1.1 AIM:** To implement Half Adder**1.2 SOFTWARE USED:** Xilinx Vivado 2022.2**1.3 SYMBOL:****1.4 LOGIC EXPRESSION:**

$$S = A \oplus B$$

$$C = A \& B$$

**1.5 BOOLEAN EXPRESSION:**

$$S = \bar{A}B + A\bar{B}$$

$$C = A.B$$

**1.6 TRUTH TABLE:**

INPUT		OUTPUT	
A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

**1.7 VERILOG CODE (halfadder\_sf.v):**

```

module halfadder_sf(s,c,a,b);
    output s,c;
    input a,b;
    wire s,c;
    xor (s,a,b);
    and (c,a,b);
endmodule

```

**1.8 TEST BENCH (halfadder\_sf\_tb.v):**


```

module halfadder_sf_tb();
    reg a,b;
    wire s,c;
    halfadder_sf x1(s,c,a,b);

```

```
initial
begin
{a,b}=2'b00;
#10 {a,b}=2'b01;
#20 {a,b}=2'b10;
#40 {a,b}=2'b11;
#60 $finish;
end
endmodule
```

### 1.9 WAVEFORM:



### 1.10 OBSERVATION:

In half adder, the sum of the two inputs is represented using logical XOR Gate and carry is represented using logical AND Gate.

### 1.11 RESULT:


Half Adder is simulated and implemented in Structural Flow Modeling.



**2.1 AIM:** To implement Full Adder

**2.2 SOFTWARE USED:** Xilinx Vivado 2022.2

**2.3 SYMBOL:**



**2.4 LOGIC EXPRESSION:**

$$S = A \oplus B \oplus \text{Cin}$$

$$C = (A \& B) + (\text{Cin} \& (A \oplus B))$$

**2.5 BOOLEAN EXPRESSION:**

$$S = \overline{A}(\overline{B}\text{Cin} + B\overline{\text{Cin}}) + A(\overline{B}\text{Cin} + B\overline{\text{Cin}})$$

$$C = AB + \text{Cin}(\overline{A}B + A\overline{B})$$

**2.6 TRUTH TABLE:**

INPUT			OUTPUT	
A	B	Cin	S	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

**2.7 VERILOG CODE (fulladder\_sf.v):**

```

module fulladder_sf(s,cout,a,b,cin);
    output s,cout;
    input a,b,cin;
    wire w,x,y,z;
    xor (w,a,b);
    xor(s,w,cin);


```

```
and (x,a,b);
xor (y,a,b);
and (z,cin,y);
or (cout,x,z);
endmodule
```

## 2.8 TEST BENCH (fulladder\_sf\_tb.v):

```
module fulladder_sf_tb();
reg a,b,cin;
wire s,cout;
fulladder_sf x1(s,cout,a,b,cin);
initial
begin
    {a,b,cin}=3'b000;
    #10 {a,b,cin}=3'b001;
    #10 {a,b,cin}=3'b010;
    #10 {a,b,cin}=3'b011;
    #10 {a,b,cin}=3'b100;
    #10 {a,b,cin}=3'b101;
    #10 {a,b,cin}=3'b110;
    #10 {a,b,cin}=3'b111;
end
endmodule
```

## 2.9 WAVEFORM:




## 2.10 OBSERVATION:

In full adder, the sum of the two inputs is represented using  $S = A \oplus B \oplus Cin$  and carry is represented using  $C = (A \& B) + (Cin \& (A \oplus B))$

## 2.11 RESULT:

Full Adder is simulated and implemented in Structural Flow Modeling.

**SUBTRACTORS (Data Flow Modeling)****1.1 AIM:** To implement Half Subtractor**1.2 SOFTWARE USED:** Xilinx Vivado 2022.2**1.3 SYMBOL:****1.4 LOGIC EXPRESSION:**

$$D = A \oplus \text{Bin}$$

$$\text{Bout} = \sim(A) \& \text{Bin}$$

**1.5 BOOLEAN EXPRESSION:**

$$S = \bar{A}\text{Bin} + A\bar{\text{Bin}}$$

$$\text{Bout} = \bar{A}.B$$

**1.6 TRUTH TABLE:**

INPUT		OUTPUT	
A	Bin	D	Bout
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

**1.7 VERILOG CODE (halfsubtractor\_df.v):**

```

module halfsubtractor_df(d,bout,a,bin);
    output d,bout;
    input a,bin;
    assign d = a^bin;
    assign bout = ~(a)&bin;
endmodule


```

### 1.8 TEST BENCH (halfsubtractor\_df\_tb.v):

```

module halfsubtractor_df_tb();
reg a,bin;
wire d,bout;
halfsubtractor_df x1(d,bout,a,bin);
initial
begin
{a,bin}=2'b00;
#10 {a,bin}=2'b01;
#20 {a,bin}=2'b10;
#40 {a,bin}=2'b11;
#60 $finish;
end
endmodule
    
```

### 1.9 WAVEFORM:



### 1.10 OBSERVATION:

In half subtractor, the difference of the two inputs is represented using logical XOR of A and Bin and borrow is represented using logical AND of logical NOT of A and Bin.


### 1.11 RESULT:

Half Subtractor is simulated and implemented in Data Flow Modeling.

**2.1 AIM:** To implement Full Subtractor

**2.2 SOFTWARE USED:** Xilinx Vivado 2022.2

**2.3 SYMBOL:**



**2.4 LOGIC EXPRESSION:**

$$D = A \oplus B \oplus Bin$$

$$Bout = (\sim(A) \& B) + (Bin \& (\sim(A \& B)))$$

**2.5 BOOLEAN EXPRESSION:**

$$D = \overline{A}(\overline{B}Cin + B\overline{C}in) + A(\overline{B}Cin + B\overline{C}in)$$

$$Bout = \overline{A}B + Bin(AB + \overline{A}\overline{B})$$

**2.6 TRUTH TABLE:**

INPUT			OUTPUT	
A	B	Bin	D	Bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

**2.7 VERILOG CODE (fullsubtractor\_df.v):**

```

module fullsubtractor_df(d,bout,a,b,bin);
    output d,bout;
    input a,b,bin;
    assign d = a^b^bin;
    assign bout = (~(a)&b)+(bin&(~(a^b)));
endmodule
    
```


## 2.8 TEST BENCH (fullsubtractor\_df\_tb.v):

```

module fullsubtractor_df_tb();
reg a,b,bin;
wire d,bout;
fullsubtractor_df x1(d,bout,a,b,bin);
initial
begin
    {a,b,bin}=3'b000;
    #10 {a,b,bin}=3'b001;
    #10 {a,b,bin}=3'b010;
    #10 {a,b,bin}=3'b011;
    #10 {a,b,bin}=3'b100;
    #10 {a,b,bin}=3'b101;
    #10 {a,b,bin}=3'b110;
    #10 {a,b,bin}=3'b111;
end
endmodule

```

## 2.9 WAVEFORM:



## 2.10 OBSERVATION:

In full subtractor, the sum of the two inputs is represented using  $D = A \oplus B \oplus \text{Cin}$  and carry is represented using  $\text{Bout} = (A \& B) + (\text{Bin} \& (A \oplus B))$

## 2.11 RESULT:


Full Subtractor is simulated and implemented in Data Flow Modeling.

## SUBTRACTORS (Behavioral Flow Modeling)

**1.1 AIM:** To implement Half Subtractor

**1.2 SOFTWARE USED:** Xilinx Vivado 2022.2

**1.3 SYMBOL:**



**1.4 LOGIC EXPRESSION:**

$$D = A \wedge Bin$$

$$Bout = \sim(A) \& Bin$$

**1.5 BOOLEAN EXPRESSION:**

$$S = \bar{A}Bin + A\bar{B}in$$

$$Bout = \bar{A}.B$$

**1.6 TRUTH TABLE:**

INPUT		OUTPUT	
A	Bin	D	Bout
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

**1.7 VERILOG CODE (halfsubtractor\_bf.v):**

```

module halfsubtractor_bf(d,bout,a,bin);
    output d,bout;
    input a,bin;
    reg d,bout;
    always @(a,bin)
    begin
        if(a==1'b0 & bin==1'b0)
        begin
            d=0;

```

```

bout=0;
end
else if(a==1'b0 & bin==1'b1)
begin
d=1;
bout=1;
end
else if(a==1'b1 & bin==1'b0)
begin
d=1;
bout=0;
end
else if(a==1'b1 & bin==1'b1)
begin
d=0;
bout=0;
end
end
endmodule

```


### 1.8 TEST BENCH (halfsubtractor\_df\_tb.v):

```

module halfsubtractor_bf_tb();
reg a,bin;
wire d,bout;
halfsubtractor_bf x1(d,bout,a,bin);
initial
begin
{a,bin}=2'b00;
#10 {a,bin}=2'b01;
#20 {a,bin}=2'b10;
#40 {a,bin}=2'b11;
#60 $finish;
end
endmodule

```

### 1.9 WAVEFORM:



### 1.10 OBSERVATION:

In half subtractor, the difference of the two inputs is represented using logical XOR of A and Bin and borrow is represented using logical AND of logical NOT of A and Bin.




**1.11 RESULT:**

Half Subtractor is simulated and implemented in Behavioral Flow Modeling.

**2.1 AIM:** To implement Full Subtractor

**2.2 SOFTWARE USED:** Xilinx Vivado 2022.2

**2.3 SYMBOL:**



**2.4 LOGIC EXPRESSION:**

$$D = A \oplus B \oplus \text{Bin}$$

$$\text{Bout} = (\sim(A \& B)) + (\text{Bin} \& (\sim(A \oplus B)))$$

**2.5 BOOLEAN EXPRESSION:**

$$D = \overline{A}(\overline{B}\text{Cin} + B\text{Cin}) + A(\overline{B}\text{Cin} + B\text{Cin})$$

$$\text{Bout} = \overline{A}B + \text{Bin}(AB + \overline{A}B)$$

**2.6 TRUTH TABLE:**

INPUT			OUTPUT	
A	B	Bin	D	Bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

**2.7 VERILOG CODE (fullsubtractor\_bf.v):**

```

module fullsubtractor_bf(d,bout,a,b,bin);
output d,bout;
input a,b,bin;
reg d,bout;
always@(a,b,bin)
begin
if(a==1'b0 & b==1'b0 & bin==1'b0)
begin
d=0;
bout = 0;
end
else if(a==1'b0 & b==1'b0 & bin==1'b1)
begin

```

```
d=1;
bout = 1;
end
else if(a==1'b0 & b==1'b1 & bin==1'b0)
begin
d=1;
bout = 1;
end
else if(a==1'b0 & b==1'b1 & bin==1'b1)
begin
d=0;
bout = 1;
end
else if(a==1'b1 & b==1'b0 & bin==1'b0)
begin
d=1;
bout = 0;
end
else if(a==1'b1 & b==1'b0 & bin==1'b1)
begin
d=0;
bout = 0;
end
else if(a==1'b1 & b==1'b1 & bin==1'b0)
begin
d=0;
bout = 0;
end
else if(a==1'b1 & b==1'b1 & bin==1'b1)
begin
d=1;
bout = 1;
end
else
begin
d=0;
bout = 0;
end
end
endmodule
```


## 2.8 TEST BENCH (fullsubtractor\_bf\_tb.v):

```

module fullsubtractor_bf_tb();
reg a,b,bin;
wire d,bout;
fullsubtractor_bf x1(d,bout,a,b,bin);
initial
begin
    {a,b,bin}=3'b000;
    #10 {a,b,bin}=3'b001;
    #10 {a,b,bin}=3'b010;
    #10 {a,b,bin}=3'b011;
    #10 {a,b,bin}=3'b100;
    #10 {a,b,bin}=3'b101;
    #10 {a,b,bin}=3'b110;
    #10 {a,b,bin}=3'b111;
end
endmodule

```

## 2.9 WAVEFORM:




## 2.10 OBSERVATION:

In full subtractor, the sum of the two inputs is represented using  $D = A \oplus B \oplus \text{Cin}$  and carry is represented using  $\text{Bout} = (A \& B) + (B \& (A \oplus B))$

## 2.11 RESULT:

Full Subtractor is simulated and implemented in Behavioral Flow Modeling.

**SUBTRACTORS (Structural Flow Modeling)****1.1 AIM:** To implement Half Subtractor**1.2 SOFTWARE USED:** Xilinx Vivado 2022.2**1.3 SYMBOL:****1.4 LOGIC EXPRESSION:**

$$D = A \oplus \text{Bin}$$

$$\text{Bout} = \sim(A) \& \text{Bin}$$

**1.5 BOOLEAN EXPRESSION:**

$$S = \bar{A}\text{Bin} + A\bar{\text{Bin}}$$

$$\text{Bout} = \bar{A}.B$$

**1.6 TRUTH TABLE:**

INPUT		OUTPUT	
A	Bin	D	Bout
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

**1.7 VERILOG CODE (halfsubtractor\_sf.v):**

```

module halfsubtractor_sf(d,bout,a,bin);
output d,bout;
input a,bin;
wire x;
xor (d,a,bin);
not (x,a);
and (bout,x,bin);
endmodule


```

### 1.8 TEST BENCH (halfsubtractor\_sf\_tb.v):

```

module halfsubtractor_sf_tb();
reg a,bin;
wire d,bout;
halfsubtractor_sf x1(d,bout,a,bin);
initial
begin
{a,bin}=2'b00;
#10 {a,bin}=2'b01;
#20 {a,bin}=2'b10;
#40 {a,bin}=2'b11;
#60 $finish;
end
endmodule
    
```

### 1.9 WAVEFORM:



### 1.10 OBSERVATION:

In half subtractor, the difference of the two inputs is represented using logical XOR of A and Bin and borrow is represented using logical AND of logical NOT of A and Bin.


### 1.11 RESULT:

Half Subtractor is simulated and implemented in Structural Flow Modeling.

**2.1 AIM:** To implement Full Subtractor

**2.2 SOFTWARE USED:** Xilinx Vivado 2022.2

**2.3 SYMBOL:**



**2.4 LOGIC EXPRESSION:**

$$D = A \oplus B \oplus \text{Bin}$$

$$\text{Bout} = (\sim(A) \& B) + (\text{Bin} \& (\sim(A \& B)))$$

**2.5 BOOLEAN EXPRESSION:**

$$D = \overline{A}(\overline{B}\text{Cin} + B\overline{\text{Cin}}) + A(\overline{B}\text{Cin} + B\overline{\text{Cin}})$$

$$\text{Bout} = \overline{A}B + \text{Bin}(AB + \overline{A}\overline{B})$$

**2.6 TRUTH TABLE:**

INPUT			OUTPUT	
A	B	Bin	D	Bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

**2.7 VERILOG CODE (fullsubtractor\_sf.v):**

```

module fullsubtractor_sf (d,bout,a,b,bin);
    output d,bout;
    input a,b,bin;
    wire w,x,y,z;
    xor (w,a,b);
    xor (d,w,bin);
    and (x,~a,b);


```

```
xnor (y,a,b);  
and (z,y,bin);  
or (bout,x,z);  
endmodule
```

### 2.8 TEST BENCH (fullsubtractor\_sf\_tb.v):

```
module fullsubtractor_sf_tb();  
reg a,b,bin;  
wire d,bout;  
fullsubtractor_sf x1(d,bout,a,b,bin);  
initial  
begin  
    {a,b,bin}=3'b000;  
    #10 {a,b,bin}=3'b001;  
    #10 {a,b,bin}=3'b010;  
    #10 {a,b,bin}=3'b011;  
    #10 {a,b,bin}=3'b100;  
    #10 {a,b,bin}=3'b101;  
    #10 {a,b,bin}=3'b110;  
    #10 {a,b,bin}=3'b111;  
end  
endmodule
```

### 2.9 WAVEFORM:



### 2.10 OBSERVATION:

In full subtractor, the sum of the two inputs is represented using  $D = A \oplus B \oplus C_{in}$  and carry is represented using  $Bout = (A \& B) + (Bin \& (A \oplus B))$

### 2.11 RESULT:

Full Subtractor is simulated and implemented in Structural Flow Modeling.