EXPERIMENT-2 REALIZATION OF ADDERS AND SUBTRACTORS (HALF, FULL)

- **1. AIM:** To Design, simulate and implement Adders and Subtractors in 3 different modeling styles(Data Flow, Behavioral Flow, Structural Flow Modeling)
- 2. SOFTWARE USED: Xilinx Vivado 2022.2

3. PROCEDURE:


- Open the Xilinx Vivado project navigator.
- Open the Design source and go to add / create sources
- Create new file, give appropriate name save it.
- Open the file in the editor and write the Verilog code.
- Open the Design source and go to add / create sources to create the test bench
- Open the editor and write the Verilog code for test bench.
- After completion of Verilog code set your test bench as top module in simulation settings and Run Simulation.
- To view RTL schematic, select RTL Analysis in which select open elaborate design, select Schematic.

ADDERS (Data Flow Modeling)

1.1 AIM: To implement Half Adder

1.2 SOFTWARE USED: Xilinx Vivado 2022.2

1.3 SYMBOL:



1.4 LOGIC EXPRESSION:

$$S = A^B$$

$$C = A&B$$

1.5 BOOLEAN EXPRESSION:

$$S = \bar{A}B + A\bar{B}$$

$$C = A.B$$

1.6 TRUTH TABLE:

INF	PUT	OUTPUT		
A	В	S	С	
0	0	0	0	
0	1	1	0	
1	0	1	0	
1	1	0	1	

1.7 VERILOG CODE (halfadder_df.v):

module halfadder_df(s,c,a,b);

output s,c;

input a,b;

assign $s = a^b$;


assign c = a&b;

endmodule

1.8 TEST BENCH (halfadder_df_tb.v):

```
module halfadder_df_tb();
reg a,b;
wire s,c;
halfadder_df x1(s,c,a,b);
initial
begin
{a,b}=2'b00;
#10 {a,b}=2'b01;
#20 {a,b}=2'b10;
#40 {a,b}=2'b11;
#60 $finish;
end
endmodule
```

1.9 WAVEFORM:



1.10 OBSERVATION:

In half adder, the sum of the two inputs is represented using logical XOR Gate and carry is represented using logical AND Gate.


1.11 RESULT:

Half Adder is simulated and implemented in Data Flow Modeling.

2.1 AIM: To implement Full Adder

2.2 SOFTWARE USED: Xilinx Vivado 2022.2

2.3 SYMBOL:



2.4 LOGIC EXPRESSION:

$$S = A^B^Cin$$

 $C = (A\&B) + (Cin \& (A^B))$

2.5 BOOLEAN EXPRESSION:

$$S = \overline{A}(\overline{B}Cin + \overline{BCin}) + A(\overline{B}Cin + \overline{BCin})$$

$$C = AB + Cin(\overline{A}B + \overline{AB})$$

2.1 TRUTH TABLE:

	INPUT	OUTPUT		
A	В	Cin	S	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


2.2 VERILOG CODE (fulladder_df.v):

module fulladder_df(s,cout,a,b,cin); output s,cout; input a,b,cin; assign $s = a^b^c$ in; assign cout = $(a&b)+(cin&(a^b))$; endmodule

2.3 TEST BENCH (fulladder_df_tb.v):

```
module fulladder_df_tb();
reg a,b,cin;
wire s,cout;
fulladder_df x1(s,cout,a,b,cin);
initial
begin
  {a,b,cin}=3'b000;
#10 \{a,b,cin\}=3'b001;
#10 \{a,b,cin\}=3'b010;
#10 \{a,b,cin\}=3'b011;
#10 \{a,b,cin\}=3'b100;
#10 {a,b,cin}=3'b101;
#10 \{a,b,cin\}=3'b110;
#10 {a,b,cin}=3'b111;
end
endmodule
```

2.4 WAVEFORM:



2.5 OBSERVATION:

In full adder, the sum of the two inputs is represented using $S = A^B^C$ in and carry is represented using $C = (A \& B) + (Cin \& (A^B))$

2.6 RESULT:


Full Adder is simulated and implemented in Data Flow Modeling.

ADDERS (Behavioral Flow Modeling)

1.1 AIM: To implement Half Adder

1.2 SOFTWARE USED: Xilinx Vivado 2022.2

1.3 SYMBOL:



1.4 LOGIC EXPRESSION:

$$S = A^B$$

$$C = A&B$$

1.5 BOOLEAN EXPRESSION:

$$S = \overline{A}B + A\overline{B}$$

$$C = A.B$$

1.6 TRUTH TABLE:

INI	PUT	OUTPUT		
A	В	S	C	
0	0	0	0	
0	1	1	0	
1	0	1	0	
1	1	0	1	

1.7 VERILOG CODE (halfadder_bf.v):

module halfadder_bf(s,c,a,b);

output s,c;

input a,b;

reg s,c;

always @(a,b)

begin

if(a==1'b0 & b==1'b0)

begin

s=0;

c=0;

end


else if(a==1'b0 & b==1'b1)

```
begin
  s=1;
  c=0;
  end
else if(a==1'b1 & b==1'b0)
  begin
  s=1;
  c=0;
  end
else if(a==1'b1 & b==1'b1)
  begin
  s=0;
  c=1;
  end
end
endmodule
```

1.8 TEST BENCH (halfadder_bf_tb.v):

```
module halfadder_bf_tb();
reg a,b;
wire s,c;
halfadder_bf x1(s,c,a,b);
initial
begin
{a,b}=2'b00;
#10 {a,b}=2'b01;
#20 {a,b}=2'b10;
#40 {a,b}=2'b11;
#60 $finish;
end
endmodule
```

1.9 WAVEFORM:



1.10 OBSERVATION:

In half adder, the sum of the two inputs is represented using logical XOR Gate and carry is represented using logical AND Gate.


1.11 RESULT:

Half Adder is simulated and implemented in Behavioral Flow Modeling.

2.1 AIM: To implement Full Adder

2.2 SOFTWARE USED: Xilinx Vivado 2022.2

2.3 SYMBOL:



2.4 LOGIC EXPRESSION:

$$S = A^B^Cin$$

 $C = (A\&B) + (Cin \& (A^B))$

2.5 BOOLEAN EXPRESSION:

$$\begin{split} S &= \overline{A}(\overline{B}Cin + B\overline{Cin}) + A(\overline{B}Cin + B\overline{Cin}) \\ C &= AB + Cin(\overline{A}B + A\overline{B}) \end{split}$$

2.6 TRUTH TABLE:

	INPUT	OUTPUT		
A	В	Cin	S	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

2.7 VERILOG CODE (fulladder_bf.v):


```
module fulladder_bf(s,cout,a,b,cin);
output s,cout;
input a,b,cin;
reg s,cout;
always@(a,b,cin)
begin
if(a==1'b0 & b==1'b0 & cin==1'b0)
begin
s=0;
cout = 0;
end
```

```
else if(a==1'b0 & b==1'b0 & cin==1'b1)
    begin
    s=1;
    cout = 0;
    end
  else if(a==1'b0 & b==1'b1 & cin==1'b0)
    begin
    s=1;
    cout = 0;
    end
  else if(a==1'b0 & b==1'b1 & cin==1'b1)
    begin
    s=0;
    cout = 1;
    end
  else if(a==1'b1 & b==1'b0 & cin==1'b0)
    begin
    s=1;
    cout = 0;
    end
  else if(a==1'b1 & b==1'b0 & cin==1'b1)
    begin
    s=0;
    cout = 1;
    end
  else if(a==1'b1 & b==1'b1 & cin==1'b0)
    begin
    s=0;
    cout = 1;
    end
  else if(a==1'b1 & b==1'b1 & cin==1'b1)
    begin
    s=1;
    cout = 1;
    end
  else
    begin
    s=0;
    cout = 0;
    end
end
endmodule
```

2.8 TEST BENCH (fulladder_bf_tb.v):

```
module fulladder_df_tb();
reg a,b,cin;
wire s,cout;
fulladder_df x1(s,cout,a,b,cin);
initial
begin
{a,b,cin}=3'b000;
#10 {a,b,cin}=3'b001;
#10 \{a,b,cin\}=3'b010;
#10 \{a,b,cin\}=3'b011;
#10 {a,b,cin}=3'b100;
#10 {a,b,cin}=3'b101;
#10 {a,b,cin}=3'b110;
#10 {a,b,cin}=3'b111;
end
endmodule
```

2.9 WAVEFORM:



2.10 OBSERVATION:

In full adder, the sum of the two inputs is represented using $S = A^B^C$ in and carry is represented using $C = (A \& B) + (Cin \& (A^B))$

2.11 RESULT:


Full Adder is simulated and implemented in Behavioral Flow Modeling.

ADDERS (Structural Flow Modeling)

1.1 AIM: To implement Half Adder

1.2 SOFTWARE USED: Xilinx Vivado 2022.2

1.3 SYMBOL:



1.4 LOGIC EXPRESSION:

$$S = A^B$$

$$C = A&B$$

1.5 BOOLEAN EXPRESSION:

$$S = \overline{A}B + A\overline{B}$$

$$C = A.B$$

1.6 TRUTH TABLE:

INI	PUT	OUTPUT		
A	В	S	С	
0	0	0	0	
0	1	1	0	
1	0	1	0	
1	1	0	1	

1.7 VERILOG CODE (halfadder_sf.v):

module halfadder_sf(s,c,a,b);

output s,c;

input a,b;

wire s,c;

xor (s,a,b);

and (c,a,b);

endmodule

1.8 TEST BENCH (halfadder_sf_tb.v):

module halfadder_sf_tb();


reg a,b;

wire s,c;

halfadder_sf x1(s,c,a,b);

initial begin {a,b}=2'b00; #10 {a,b}=2'b01; #20 {a,b}=2'b10; #40 {a,b}=2'b11; #60 \$finish; end endmodule

1.9 WAVEFORM:



1.10 OBSERVATION:

In half adder, the sum of the two inputs is represented using logical XOR Gate and carry is represented using logical AND Gate.


1.11 RESULT:

Half Adder is simulated and implemented in Structural Flow Modeling.

2.1 AIM: To implement Full Adder

2.2 SOFTWARE USED: Xilinx Vivado 2022.2

2.3 SYMBOL:



2.4 LOGIC EXPRESSION:

$$S = A^B^Cin$$

$$C = (A&B) + (Cin & (A^B))$$

2.5 BOOLEAN EXPRESSION:

$$S = \overline{A}(\overline{B}Cin + B\overline{Cin}) + A(\overline{B}Cin + B\overline{Cin})$$

$$C = AB + Cin(\overline{A}B + A\overline{B})$$

2.6 TRUTH TABLE:

	INPUT	OUTPUT		
A	В	Cin	S	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

2.7 VERILOG CODE (fulladder_sf.v):

module fulladder_sf(s,cout,a,b,cin);

output s,cout;

input a,b,cin;

wire w,x,y,z;

xor (w,a,b);


xor(s,w,cin);

```
and (x,a,b);
xor (y,a,b);
and (z,cin,y);
or (cout,x,z);
endmodule
```

2.8 TEST BENCH (fulladder_sf_tb.v):

```
module fulladder_sf_tb();
reg a,b,cin;
wire s,cout;
fulladder_sf x1(s,cout,a,b,cin);
initial
begin
  {a,b,cin}=3'b000;
#10 \{a,b,cin\}=3'b001;
#10 {a,b,cin}=3'b010;
#10 {a,b,cin}=3'b011;
#10 {a,b,cin}=3'b100;
#10 \{a,b,cin\}=3'b101;
#10 {a,b,cin}=3'b110;
#10 {a,b,cin}=3'b111;
end
endmodule
```

2.9 WAVEFORM:



2.10 OBSERVATION:

In full adder, the sum of the two inputs is represented using $S = A^B^C$ and carry is represented using $C = (A \& B) + (Cin \& (A^B))$

2.11 RESULT:


Full Adder is simulated and implemented in Structural Flow Modeling.

SUBTRACTORS (Data Flow Modeling)

1.1 AIM: To implement Half Subtractor

1.2 SOFTWARE USED: Xilinx Vivado 2022.2

1.3 SYMBOL:



1.4 LOGIC EXPRESSION:

$$D = A^Bin$$

Bout = $\sim(A)$ &Bin

1.5 BOOLEAN EXPRESSION:

$$S = \overline{A}Bin + A\overline{Bin}$$

$$Bout = \overline{A}.B$$

1.6 TRUTH TABLE:

INI	PUT	OUTPUT		
A	Bin	D	Bout	
0	0	0	0	
0	1	1	1	
1	0	1	0	
1	1	0	0	


1.7 VERILOG CODE (halfsubtractor_df.v):

module halfsubtractor_df(d,bout,a,bin); output d,bout; input a,bin; assign d = a^bin; assign bout = ~(a)&bin; endmodule

1.8 TEST BENCH (halfsubtractor_df_tb.v):

```
module halfsubtractor_df_tb();
reg a,bin;
wire d,bout;
halfsubtractor_df x1(d,bout,a,bin);
initial
begin
{a,bin}=2'b00;
#10 {a,bin}=2'b01;
#20 {a,bin}=2'b10;
#40 {a,bin}=2'b11;
#60 $finish;
end
endmodule
```

1.9 WAVEFORM:



1.10 OBSERVATION:

In half subtractor, the difference of the two inputs is represented using logical XOR of A and Bin and borrow is represented using logical AND of logical NOT of A and Bin.


1.11 RESULT:

Half Subtractor is simulated and implemented in Data Flow Modeling.

2.1 AIM: To implement Full Subtractor

2.2 SOFTWARE USED: Xilinx Vivado 2022.2

2.3 SYMBOL:



2.4 LOGIC EXPRESSION:

$$D = A^B^Bin$$

Bout =
$$(\sim(A)\&B)+(Bin\&(\sim(A^B)))$$

2.5 BOOLEAN EXPRESSION:

$$D = \overline{A(BCin + B\overline{Cin})} + A(\overline{BCin} + B\overline{Cin})$$

$$Bout = \overline{A}B + Bin(AB + \overline{A}\overline{B})$$

2.6 TRUTH TABLE:

	INPUT	OUTPUT		
A	В	Bin	D	Bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

2.7 VERILOG CODE (fullsubtractor_df.v):

 $module\ full subtractor_df(d,bout,a,b,bin);$

output d,bout;

input a,b,bin;

assign $d = a^b^i$;


assign bout = $(\sim(a)\&b)+(bin\&(\sim(a^b)));$

endmodule

2.8 TEST BENCH (fullsubtractor_df_tb.v):

```
module fullsubtractor_df_tb();
reg a,b,bin;
wire d,bout;
fullsubtractor_df x1(d,bout,a,b,bin);
initial
begin
  {a,b,bin}=3'b000;
#10 {a,b,bin}=3'b001;
#10 {a,b,bin}=3'b010;
#10 \{a,b,bin\}=3'b011;
#10 {a,b,bin}=3'b100;
#10 {a,b,bin}=3'b101;
#10 {a,b,bin}=3'b110;
#10 {a,b,bin}=3'b111;
end
endmodule
```

2.9 WAVEFORM:



2.10 OBSERVATION:

In full subtractor, the sum of the two inputs is represented using $D = A^B^C$ and carry is represented using $Bout = (A\&B) + (Bin \& (A^B))$

2.11 RESULT:


Full Subtractor is simulated and implemented in Data Flow Modeling.

SUBTRACTORS (Behavioral Flow Modeling)

1.1 AIM: To implement Half Subtractor

1.2 SOFTWARE USED: Xilinx Vivado 2022.2

1.3 SYMBOL:



1.4 LOGIC EXPRESSION:

$$D = A^Bin$$

Bout = \sim (A)&Bin

1.5 BOOLEAN EXPRESSION:

$$S = \overline{A}Bin + A\overline{Bin}$$

Bout =
$$\bar{A}$$
.B

1.6 TRUTH TABLE:

INI	PUT	OUTPUT		
A	Bin	D	Bout	
0	0	0	0	
0	1	1	1	
1	0	1	0	
1	1	0	0	

1.7 VERILOG CODE (halfsubtractor_bf.v):

module halfsubtractor_bf(d,bout,a,bin);

output d,bout;

input a,bin;

reg d,bout;

always @(a,bin)

begin

if(a==1'b0 & bin==1'b0)

begin


d=0;

```
bout=0;
end
else if(a==1'b0 & bin==1'b1)
begin
d=1;
bout=1;
end
else if(a==1'b1 & bin==1'b0)
begin
d=1;
bout=0;
end
else if(a==1'b1 \& bin==1'b1)
begin
d=0;
bout=0;
end
end
endmodule
```

1.8 TEST BENCH (halfsubtractor_df_tb.v):

```
module halfsubtractor_bf_tb();
reg a,bin;
wire d,bout;
halfsubtractor_bf x1(d,bout,a,bin);
initial
begin
{a,bin}=2'b00;
#10 {a,bin}=2'b01;
#20 {a,bin}=2'b10;
#40 {a,bin}=2'b11;
#60 $finish;
end
endmodule
```

1.9 WAVEFORM:



1.10 OBSERVATION:

In half subtractor, the difference of the two inputs is represented using logical XOR of A and Bin and borrow is represented using logical AND of logical NOT of A and Bin.

1	r i	\cap	1	וי	T /	n	1	ď	C	T A	~	N	1	r	۸	E)
ı	١.	u	и	T	ı	1	ш	۳.	`	и	l T	IN		Ι.	н		١.


1	11	RESIII	т.
		I KH.5111	

Half Subtractor is simulated and implemented in Behavioral Flow Modeling.

2.1 AIM: To implement Full Subtractor

2.2 SOFTWARE USED: Xilinx Vivado 2022.2

2.3 SYMBOL:



2.4 LOGIC EXPRESSION:

$$D = A^B^Bin$$

Bout =
$$(\sim(A)\&B)+(Bin\&(\sim(A^B)))$$

2.5 BOOLEAN EXPRESSION:

$$D = \overline{A}(\overline{B}Cin + B\overline{Cin}) + A(\overline{B}Cin + B\overline{Cin})$$

$$Bout = \overline{A}B + Bin(AB + \overline{A}\overline{B})$$

2.6 TRUTH TABLE:

	INPUT	OUTPUT		
A	В	Bin	D	Bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

2.7 VERILOG CODE (fullsubtractor_bf.v):

module fullsubtractor_bf(d,bout,a,b,bin);

output d,bout;

input a,b,bin;

reg d,bout;

always@(a,b,bin)

begin

if(a==1'b0 & b==1'b0 & bin==1'b0)

begin

d=0;

bout = 0;

end

else if(a==1'b0 & b==1'b0 & bin==1'b1)


begin

```
d=1;
bout = 1;
end
else if(a==1'b0 & b==1'b1 & bin==1'b0)
begin
d=1;
bout = 1;
end
else if(a==1'b0 & b==1'b1 & bin==1'b1)
d=0;
bout = 1;
end
else if(a==1'b1 & b==1'b0 & bin==1'b0)
begin
d=1;
bout = 0;
end
else if(a==1'b1 & b==1'b0 & bin==1'b1)
begin
d=0;
bout = 0;
end
else if(a==1'b1 & b==1'b1 & bin==1'b0)
begin
d=0;
bout = 0;
end
else if(a==1'b1 & b==1'b1 & bin==1'b1)
begin
d=1;
bout = 1;
end
else
begin
d=0;
bout = 0;
end
end
endmodule
```

2.8 TEST BENCH (fullsubtractor_bf_tb.v):

```
module fullsubtractor_bf_tb();
reg a,b,bin;
wire d,bout;
fullsubtractor_bf x1(d,bout,a,b,bin);
initial
begin
  {a,b,bin}=3'b000;
#10 {a,b,bin}=3'b001;
#10 {a,b,bin}=3'b010;
#10 \{a,b,bin\}=3'b011;
#10 {a,b,bin}=3'b100;
#10 {a,b,bin}=3'b101;
#10 {a,b,bin}=3'b110;
#10 {a,b,bin}=3'b111;
end
endmodule
```

2.9 WAVEFORM:



2.10 OBSERVATION:

In full subtractor, the sum of the two inputs is represented using $D = A^B^C$ and carry is represented using $Bout = (A\&B) + (Bin \& (A^B))$

2.11 RESULT:


Full Subtractor is simulated and implemented in Behavioral Flow Modeling.

SUBTRACTORS (Structural Flow Modeling)

1.1 AIM: To implement Half Subtractor

1.2 SOFTWARE USED: Xilinx Vivado 2022.2

1.3 SYMBOL:



1.4 LOGIC EXPRESSION:

Bout = \sim (A)&Bin

1.5 BOOLEAN EXPRESSION:

$$S = \overline{A}Bin + A\overline{Bin}$$

Bout =
$$\bar{A}$$
.B

1.6 TRUTH TABLE:

INPUT		OUTPUT	
A	Bin	D	Bout
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

1.7 VERILOG CODE (halfsubtractor_sf.v):

module halfsubtractor_sf(d,bout,a,bin);

output d,bout;

input a,bin;

wire x;

xor (d,a,bin);

not (x,a);


and (bout,x,bin);

endmodule

1.8 TEST BENCH (halfsubtractor_sf_tb.v):

```
module halfsubtractor_sf_tb();
reg a,bin;
wire d,bout;
halfsubtractor_sf x1(d,bout,a,bin);
initial
begin
{a,bin}=2'b00;
#10 {a,bin}=2'b01;
#20 {a,bin}=2'b10;
#40 {a,bin}=2'b11;
#60 $finish;
end
endmodule
```

1.9 WAVEFORM:



1.10 OBSERVATION:

In half subtractor, the difference of the two inputs is represented using logical XOR of A and Bin and borrow is represented using logical AND of logical NOT of A and Bin.


1.11 RESULT:

Half Subtractor is simulated and implemented in Structural Flow Modeling.

2.1 AIM: To implement Full Subtractor

2.2 SOFTWARE USED: Xilinx Vivado 2022.2

2.3 SYMBOL:



2.4 LOGIC EXPRESSION:

$$D = A^B Bin$$

Bout = (\(\pi(A)\&B)+(Bin\&(\pi(A^B)))

2.5 BOOLEAN EXPRESSION:

$$D = \overline{A(BCin + B\overline{Cin})} + \overline{A(BCin + B\overline{Cin})}$$

Bout = $\overline{AB} + Bin(AB + \overline{AB})$

2.6 TRUTH TABLE:

INPUT			OUTPUT	
A	В	Bin	D	Bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

2.7 VERILOG CODE (fullsubtractor_sf.v):


module fullsubtractor_sf (d,bout,a,b,bin); output d,bout; input a,b,bin; wire w,x,y,z; xor (w,a,b); xor (d,w,bin); and (x,~a,b);

```
xnor (y,a,b);
and (z,y,bin);
or (bout,x,z);
endmodule
```

2.8 TEST BENCH (fullsubtractor_sf_tb.v):

```
module fullsubtractor_sf_tb();
reg a,b,bin;
wire d,bout;
fullsubtractor_sf x1(d,bout,a,b,bin);
initial
begin
{a,b,bin}=3'b000;
#10 \{a,b,bin\}=3'b001;
#10 \{a,b,bin\}=3'b010;
#10 \{a,b,bin\}=3'b011;
#10 {a,b,bin}=3'b100;
#10 \{a,b,bin\}=3'b101;
#10 \{a,b,bin\}=3'b110;
#10 {a,b,bin}=3'b111;
end
endmodule
```

2.9 WAVEFORM:



2.10 OBSERVATION:

In full subtractor, the sum of the two inputs is represented using $D = A^B^C$ and carry is represented using $Bout = (A\&B) + (Bin \& (A^B))$

2.11 RESULT:

Full Subtractor is simulated and implemented in Structural Flow Modeling.