

Design and Analysis of a Fully Differential Two-Stage CMOS Op-Amp with Miller Compensation

Aditya Kalyani, Indian Institute of Technology, Dharwad

1st March 2022

Abstract

The paper presents a design and implementation of fully differential, two stage CMOS operational amplifier using a miller capacitor for compensation. The design is to be implemented using 28nm synopsis PDK. Op-amp designed here exhibits DC gain of >50 dB, 30MHz unity gain bandwidth, phase margin of $>45^\circ$, and slew rate >10 V/ μ S for typical 1 pF differential capacitive load. The power dissipation should be $<500\mu$ W.

1. Reference Circuits Details

An op-amp produces an output voltage that is typically hundreds of thousands times larger than the voltage difference between its input terminals. The differential stage of opamp is formed using transistor M1, M2, M3 and M4 form the differential stage of the op-amp. The two nMOS transistors M1 and M2 form the differential inputs of the amplifier. The resistance of the input transistors and active load transistors which are M3 and M4 are the main resistances that contribute to the output. The transistors M6 and M7 forms a current sink load inverter. Compensation capacitor (CC) is connected to the output of the first stage. Its function is to reduce the frequency of the dominant pole and move the output pole away from the origin (Razavi, 2001).

The 7 pack two stage opamp is designed for the following specifications for 180nm.

Table I: Design Parameters of proposed Opamp Design

Sl.No	Parameter	Specification
1.	I_{REF}	1 μ A
2.	DC Gain	>50 dB
3.	Unity Gain Bandwidth	30MHz
4.	Phase Margin	$>45^\circ$
5.	C_L	1pF
6.	Power Dissipation	$<500\mu$ W
7.	Slew Rate	>10 V/ μ s

2. Final Schematic Circuit

The figure 1 shows the schematic of two stage Op-Amp with miller compensation.




Fig. 1: Schematic of two stage Op-Amp with Miller Compensation

3. Simulation Results

Figure 2 shows the frequency plot of two stage Op-Amp with Miller Compensation.




Fig. 2: Frequency Response of two stage Op-Amp with Miller Compensation

References

1. K. T. Tan, N. Ahmad, M. Mohamad Isa, and F. A. S. Musa, "Design and analysis of two stage CMOS operational amplifier using 0.13 μ m technology", AIP Conference Proceedings (2020.) <https://doi.org/10.1063/1.5142132>.
2. Razavi, B. (2001). Design of Analog CMOS Integrated Circuit. McGraw-Hill
3. M. I. Idris, N. Yusop, S. A. M. Chachuli, M. M. Ismail, F. Arith, and A. M. Darsono, "Low power operational amplifier in 0.13 μ m technology," Mod. Appl. Sci., vol. 9, no. 1, pp. 34–44, 2015.