Jniversity of Washingto

Machine Programming I: Basics

- History of Intel processors and architectures
 - Intel processors (Wikipedia)
 - Intel <u>microarchitectures</u>
- C, assembly, machine code
- Assembly basics: registers, operands, move instructions

CSE351 - Inaugural Edition - Spring 2010

University of Washington

Intel x86 Processors

- Totally dominate computer market
- Evolutionary design
 - Backwards compatible up until 8086, introduced in 1978
 - Added more features as time goes on
- Complex instruction set computer (CISC)
 - Many different instructions with many different formats
 - But, only small subset encountered with Linux programs
 - Hard to match performance of Reduced Instruction Set Computers (RISC)
 - But, Intel has done just that!

SE351 - Inaugural Edition - Spring 2010


Jniversity of Washingto

Intel x86 Evolution: Milestones

Name Date Transistors MHz

- 8086 1978 29K 5-10
 - First 16-bit processor. Basis for IBM PC & DOS
 - 1MB address space
- 386 1985 275K 16-33
 - First 32 bit processor, referred to as IA32
 - Added "flat addressing"
 - Capable of running Unix
 - 32-bit Linux/gcc uses no instructions introduced in later models
- Pentium 4F 2005 230M 2800-3800
 - First 64-bit processor
 - Meanwhile, Pentium 4s (Netburst arch.) phased out in favor of "Core" line


CSE351 - Inaugural Edition - Spring 2010



Intel x86 Processors, contd.

■ Machine Evolution

| 486 | 1989 | 1.9M |
|-------------|------|------|
| Pentium | 1993 | 3.1M |
| Pentium/MMX | 1997 | 4.5M |
| PentiumPro | 1995 | 6.5M |
| Pentium III | 1999 | 8.2M |
| Pentium 4 | 2001 | 42M |
| Core 2 Duo | 2006 | 291M |



Added Features

- Instructions to support multimedia operations
 - Parallel operations on 1, 2, and 4-byte data, both integer & FP
- Instructions to enable more efficient conditional operations

■ Linux/GCC Evolution

Very limited

New Species: ia64, then IPF, then Itanium,...

Name **Date Transistors**

Itanium

- 2001 10M First shot at 64-bit architecture: first called IA64
- Radically new instruction set designed for high performance
- Can run existing IA32 programs
 - On-board "x86 engine"
- Joint project with Hewlett-Packard

■ Itanium 2 2002 **221M**

Big performance boost

■ Itanium 2 Dual-Core 2006

Itanium has not taken off in marketplace

Lack of backward compatibility, no good compiler support, Pentium 4 got too good

University of Washingto

x86 Clones: Advanced Micro Devices (AMD)

Historically

- AMD has followed just behind Intel
- A little bit slower, a lot cheaper

Then

- Recruited top circuit designers from Digital Equipment and other downward trending companies
- Built Opteron: tough competitor to Pentium 4
- Developed x86-64, their own extension to 64 bits

Recently

- Intel much quicker with dual core design
- Intel currently far ahead in performance
- em64t backwards compatible to x86-64

CSE351 - Inaugural Edition - Spring 201

University of Washington

Intel's 64-Bit

- Intel Attempted Radical Shift from IA32 to IA64
 - Totally different architecture (Itanium)
 - Executes IA32 code only as legacy
 - Performance disappointing
- AMD Stepped in with Evolutionary Solution
 - x86-64 (now called "AMD64")
- Intel Felt Obligated to Focus on IA64
 - Hard to admit mistake or that AMD is better
- 2004: Intel Announces EM64T extension to IA32
 - Extended Memory 64-bit Technology
 - Almost identical to x86-64!
 - Our Saltwater fish machines
- Meanwhile: EM64t well introduced, however, still often not used by OS, programs

SE351 - Inaugural Edition - Spring 2010

University of Washingto

Our Coverage

- IA32
 - The traditional x86
- x86-64/EM64T
 - The emerging standard we'll just touch on its major additions


SE351 - Inaugural Edition - Spring 2010


University of Washington

Definitions

- Architecture: (also instruction set architecture or ISA)
 The parts of a processor design that one needs to understand to write assembly code
- Microarchitecture: Implementation of the architecture
- Architecture examples: instruction set specification, registers
- Microarchitecture examples: cache sizes and core frequency
- Example ISAs (Intel): x86, IA-32, IPF

CSE351 - Inaugural Edition - Spring 201





Jniversity of Washington

Compiling Into Assembly

C Code

```
int sum(int x, int y)
{
  int t = x+y;
  return t;
}
```

Generated IA32 Assembly

```
sum:
   pushl %ebp
   movl %esp,%ebp
   movl 12(%ebp),%eax
   addl 8(%ebp),%eax
   movl %ebp,%esp
   popl %ebp
   ret
```

Obtain with command

```
gcc -O -S code.c
```

Produces file code.s

Some compilers use single instruction "leave"

CSE351 - Inaugural Edition - Spring 2010

University of Washington

Assembly Characteristics: Data Types

- "Integer" data of 1, 2, or 4 bytes
 - Data values
 - Addresses (untyped pointers)
- Floating point data of 4, 8, or 10 bytes
- No aggregate types such as arrays or structures
 - Just contiguously allocated bytes in memory

SE351 - Inaugural Edition - Spring 2010

University of Washingto

Assembly Characteristics: Operations

- Perform arithmetic function on register or memory data
- Transfer data between memory and register
 - Load data from memory into register
 - Store register data into memory
- Transfer control
 - Unconditional jumps to/from procedures
 - Conditional branches

CSE351 - Inaugural Edition - Spring 2010

Code for sum

Object Code

0x401040 <sum>:
0x55
0x89
0xe5
0x8b
0x45
0x0c
0x03
0x45
0x08

- Total of 13 bytes
- 0x89

 0xec
 0x5d

 Each instruction
 1, 2, or 3 bytes
- 0xc3 Starts at address 0x401040

Assembler

- Translates .s into .o
- Binary encoding of each instruction
- Nearly-complete image of executable code
- Missing linkages between code in different files

Linker

- Resolves references between files
- Combines with static run-time libraries
 - E.g., code for malloc, printf
- Some libraries are dynamically linked
 - Linking occurs when program begins execution

SE351 - Inaugural Edition - Spring 2010

4.

University of Washington

Machine Instruction Example

int t = x+y;

addl 8(%ebp),%eax

Similar to expression:

More precisely:

x += y

int eax;

int *ebp;

eax += ebp[2]

C Code

Add two signed integers

Assembly

- Add 2 4-byte integers
 - "Long" words in GCC parlance
 - Same instruction whether signed or unsigned
- Operands:

x: Register %eax
 y: Memory M[%ebp+8]
 t: Register %eax

- Return function value in %eax

0x401046: 03 45 08

Object Code

- 3-byte instruction
- Stored at address 0x401046

CSE351 - Inaugural Edition - Spring 2010

Disassembling Object Code

Disassembled

00401040 < sum>: 0: 55 push %ebp 89 e5 1: mov %esp,%ebp 8b 45 0c 0xc(%ebp),%eax mov 6: 03 45 08 add 0x8(%ebp), %eax 89 ec 9: mov %ebp,%esp 5d b: %ebp pop с3 c: ret 8d 76 00 0x0(%esi),%esi d: 1ea

Disassembler

objdump -d p

- Useful tool for examining object code
- Analyzes bit pattern of series of instructions
- Produces approximate rendition of assembly code
- Can be run on either a . out (complete executable) or . o file

SE351 - Inaugural Edition - Spring 2010

Iniversity of Washington

Alternate Disassembly

Object

Disassembled

```
0x401040:
0x55
0x89
0xe5
0x8b
0x45
0x0c
0x03
0x45
0x08
0x89
0xec
0x5d
0xc3
```

```
      0x401040 <sum>:
      push
      %ebp

      0x401041 <sum+1>:
      mov
      %esp, %ebp

      0x401043 <sum+3>:
      mov
      0xc(%ebp), %eax

      0x401046 <sum+6>:
      add
      0x8(%ebp), %eax

      0x401049 <sum+9>:
      mov
      %ebp, %esp

      0x40104b <sum+11>:
      pop
      %ebp

      0x40104c <sum+12>:
      ret
      0x0(%esi), %esi
```

Within gdb Debugger

```
gdb p
```

disassemble sum

Disassemble procedure

x/13b sum

Examine the 13 bytes starting at sum

CSE351 - Inaugural Edition - Spring 2010

19

University of Washingto

What Can be Disassembled?

- Anything that can be interpreted as executable code
- Disassembler examines bytes and reconstructs assembly source

CSE351 - Inaugural Edition - Spring 201

