

Mid Term (Odd) Semester Examination October 2024

Name of the Course and semester: B.Tech Name of the Paper: Advanced Computer A Paper Code: TCS-704	CSE VIIth Semester Architecture
Time: 1.5 hour	Maximum Marks: 50
Note: (i) Answer all the questions by choose (ii) Each question carries 10 marks.	ng any one of the sub questions
Ċ	(10 Marks) potential speedup of a parallelized program? (CO 1) PR
b. What are the trade-offs between C Instruction Set Computing) architect	CISC (Complex Instruction Set Computing) and RISC (Reduced ures? (CO 3)
optimize performance? (CO 2)	(10 Marks) e advantage of the different speeds of various memory types to
	e's Law impacted processor design and performance
design? (CO 2)	(10 Marks) and spatial locality, and how do they influence memory hierarchy
	OR kup and how multi-level page tables help optimize memory
processor has a cache with a hit rat time to access data from the main i time? (CO 2)	(10 Marks) anization balance the trade-offs between speed and complexity? A e of 90%. The time to access data from the cache is 10 ns, and the memory (on a miss) is 100 ns. What is the average memory access
b. In a system, the Effective Memory A The system has:	OR Access Time (EMAT) is measured to be 105 cycles. (CO 2) ry Access Time: 80 cycles, Page Table Access Time: 80 cycles
Q5. a. How does Data-Level Parallelism (DLP? (CO 2)	(10 Marks) DLP) differ from ILP, and what types of workloads benefit from
b. What are the key components of mo	OR dern computer architecture, and how do they interact? (CO 1)