- EE690 -Embedded Systems Design Midsem Paper Assignment

(1) a) Yes, as the credit card chip contains an end embedded computer, system for providing additional security during transactions.

(1) b) Operating System Based: Digital Heads-Up Displays in cars

Infotoinment systems in vehicles

Non-Operating System based: Vehicle & braking system

ECU for mointaring engine parameters

OI) c) Yes. If the required functionalities can be achieved using analog ICs, then microcontrollers/microprocessors can be avoided.

eg) Analog Oscilloscopes, TL494 bosed PWM generation,

OpAmp bosed comparators.

Oza) Von Neumann

Q26) 32 bit refers to the data bus width / ALU width

02c) a)4bit -> Intel 4004

b) 86it → \$ 8085

c) 16bit > 8086, AVR based d) 32bit > STM32, Arm Corten M4 based

O3a) Flosh, EEPROM, PROM, PROM, UV-PROM

036) 32 bit wide data bus; 17 bit wide address bus.

Q4) a) Instruction Set Encoding; Identical, as all 3 controllers have the same core, i.e., Arm Cortex M4F

b) Memory Map = Non identical, as memory mapping will depend on memory type and typ size of memory pour paired with CPU.

c) Systick Registers: East Identical as Systick is a part of the CPU to

d) Number of GPIO pins
Non Identical, as & number of GPIO pins may vary with with chip design

e) clock speed Non identical, as even though the man clock speed of as ARM corten M4 may be 80MHz, it can be lowered by chip manufactures to neet application requirements; refits of thunk mode:


Q5) Benefits of thunk mode:

- 1) Lesser memory needed to store thunk instructions (16bit) at compared to 32 bit instructions.
 - 2) Ability to fetch higher sunder of thunk instructions as compared to 32 bit instructions for a given bus width

06) Relative Jung:	_
→ Relative jumps are limited to a smaller address range → They are to be used for jumping to address locations close	
-> They are to be used for jumping to address locations close	
to current address location	
-> They are foster to enecute	
J ps.	
· Absolute Juny:	
-> Absolute jumps are not limited by any address range, and	_
can jump to any tocalion location specified by the program	
-> They are to be used for four jumping to address locations	
They are to be used for your junging to address locations present at any location in the code, and not just nearly location	gn
The we product to comme	
-> They are to be used if a jump to a toe particular tocalloss	
is needed from different locations in the code.	
Q7) 9×3F → OO	
0×3E → 00	
$0 \times 30 \rightarrow 04$	
0×3c → F8	
(08) Embedded toolchain Components: Editor, Compliter, Debugger, Assembler, linker, flasher	
Editor, Compliter, Debugger, Assembler, linker, flasher	
) 11 / p. /	
(29) Hash number, Branch	
	_

Q10) Harvard Architecture

,	15 bit, Instruction Address	32 K × 14 bit
,	Bub	Program
	14 bit Instruction bus	Program Memory
	/	J
8 bit		
Microprocessor		
	10 bit data address	1K×85it
,	buy	RAM
	8 bit data bus	
•		



32k = 10k x 32 bit

32K 10K x 32 bit

Q11) 16 bit ALV operating on 16 bit instructions with 16 registers (Ro to R15)
Functions: Add, Subtract, And, Or, Not XOR Solution: Use her instruction today, encoding, where the encoded instruction has the format Ox_. Let Ox____ be Oxabed a & Ronge = O-F, where 'a' is mapped to registers Ro to Ris good $\alpha = 1, \rightarrow R_1$ $a = F \rightarrow R_{is}$ a holds operand 1 b: Range = O-F, where 'b' is mapped to registers Ro to Ris similar to 'a'
b holds operand 2 b holds operand 2 C: Range = O-F, where c' is mapped to registers Ro to Ris similar to c' c holds destination register d: Range==0-5, where d=0 -> ADD d=1 -> SUBTRACT $d=2 \rightarrow AND$ $d=3\rightarrow 0R$ d=4 -> NOT $d=5 \rightarrow x_{OR}$ Note: for d=4; NOT operation the operation occurs only an operand! and operand 2 is ignored. The output is stored in distination register eg) KUR Rz, Rz; stone in Ry ex) Add Ro and Ri; store in Rz encoded instruction: 0x23E5 encoded instruction: 021020 Operand operand Pertination operation

operation

912	Let	Sperand 1	be	stored	is.	registers	W3	$\omega_{\mathbf{z}}$	ω, ,	Wo
	Let	Operand 2	. be	stored	ن	location	X3.	X2	, X ₁ ,	. X
						locations	,	Z2 ,	Z1 ,	70

Addition: ω_3 ω_z ω_{ι} ωo χ_{2} Xo. Z_3 72 21 20

#4

RT [RIZ] ILLOOD Xz:

RIZ

11 Next Location

Let registers used for storing operands be Ro-RII Let register Riz be used to store address of memory Assume Wo, W, Wz, Wz, Xv, X1, X2, X3, Z0, Z1, Z2, Z3 ore stored in a continuous manner

11 Riz c	ortair	s the odd	ress of register wo	Ru	73	
toool			, 0	Rio	72	
LOAD	Ro	[R12]	Il Local wo	Ra	71	
ADD	RIZ	#4	Il Go to next memory location (WI)	R8	70	
LOAD	RI	[RI2]	11 Lood WI	Ri	X3	
A00	R12	#4	Il Next Location	Ro	X2	
LOAD	R2	[R12]	11 Load W2	R ₅	×ı	
ADD	RIZ	#4	11 Next Location	R4	Χo	
LOAD	Rz	[R12]	Il Load W3	R_3	Wz	
AOO	RIZ	#4	M Next Location	R ₂	Wz	
LOAD	R4	[R12]	Il Load Xo	R	W	
A00 -	RS	[R12]		Ro	Wo	
ADD	R12	#4	11 Nent location			
LOAD	R 5	[R12]	11 Load XI			
AND		# 4	11 Next location			
LOAD		[R12]	11 Load X2		,	

, og 1. 3 2

. 'Y

AOD	RIZ	#4 11 Point to result	ç
A00	R8	Ro R4 U R8 = R0 + R4	
Aonc	Ra	R1 R5 11 R9 = R1 + R5 + Carry	
ADDC	RW	R2 R6 11 R10 = R2 + R6 + Cours	- · ·
ADDC	$R_{\rm II}$	R3 R7 11 R11 = R3 + R7 + Carry	-,-
		to Ko jii	. :

11 store final result Ra STORE [R127. 11 Stores 20 ADD RIZ #4 Ra STORE [R12] 11 Stores ZI RIZ Ann #4 STORE Rio [RI2] 11 Stores Ziz ADD RIZ #4 [R12] STORE RII 11 Stores Z3

a. sv.

· · ·

3. 4 4

History Hard,

	mory; 16 bit wide cs m	an address = 2 ¹⁶ =	OXFFFF	
			8 1 N 80	
Type	Stort Address	End Adolress	Length	= 1 · · · · · · · · · · · · · · · · · ·
		980 to 18 18 18	. •	4 1,0
IVT	0 (0×0)	63 (0x3F)	64	
Unused	64 (0× 40)		11 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1	
SRAM	0x 2 000	OX3FFF	8192	8.0 1
Unused	0×4000		14.14	
To	0×6000	OX. GIFF	512	6 1 19. °
Unused	~0x6200		<u>.</u> 14	
Flash	0 x 8 000	OxFFFF.	32k=0	×8000 1000
			11 11	212 9 12.10
		35 . Ket 2 4	18121	The Spirit
	IVT	0×00 0×3F		
	Unused			
	SRAM	0×2000 0×3FFF		,
	Unused			
	Io	0×6000 0×61FF		
	Unused			
-	Flash	0× 8000 0× FFFF		

				U
Q14	Hardware Requirements: Te	imperature	Sensor	
	•	noke sensor		
		lanual Reset		
		iren		
	^	1icrocontrolle	24	
	Temperature a		—o Siren	
	Sensor	Micro		
	Smoke o-	Controller		
	Smoke o-		Manual Reset	
			(Active High)	
•	High level description:		,	
	≈ Smoke detected AND	Fire deter	Ted > Since in male to	h. t. t.
	₩		sour sour conviecu are	y och voles
	Snoke OR Fire	-> wait	Jas -> Sensor atill ->	Siène
	Smoke OR Fire detected detected	5 40	and d'otects	octivated
		7 76	W1672 K81.1273	
	Siren can be deactive	Tel only	through manual rese	<i>†</i>
		<i>J</i>	The state of the s	<i>(</i>
	On sensor activation 1	ms dela	al rechel is done to	-
	prevent belo south	e bosed	nd recheck is done to siren trigerring	
	post pour		sour sougeving	
	State Flow Diagrami			S = smuke
		(Ready) ~	F	F=Fire
	550 55	MI J	13/	
	(wait)	S	wait F=0	
	1 MS F=1		Ims	
		wait)	FEI	
	wait wait	1 ms	*	\
	,	1	wait -	
	5 sec / F=1		5 Sec	
		F=1	5=1	
	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	F=1	Vail	
	Ims	5=1	And S=1 Ims	
	\$ 21	Ala	rm) 3-1	